diff --git a/AGENTS.md b/AGENTS.md index ae91b13c4..990d58140 100644 --- a/AGENTS.md +++ b/AGENTS.md @@ -208,16 +208,26 @@ is the additive `emu-xt` feature behind the `xtn.q32` / `xtlpn.q32` filetest targets; it needs a cross-compiled builtins image (`scripts/build-builtins-xt.sh`, esp toolchain) and skips loudly without one. -**Xtensa floating point is a separate, in-flight campaign (M6).** `lp-xt-inst` -encodes the FP subset and `lp-xt-emu` executes it behind an explicit policy layer -where every corner IEEE-754 does not fix is either cited to the ISA Reference -Manual or `Unknown` — and **reading an `Unknown` panics** rather than guessing. +**Xtensa floating point is proven equal to real ESP32-S3 silicon (M6, G2 +passed 2026-08-01).** `lp-xt-inst` encodes the FP subset and `lp-xt-emu` +executes it behind an explicit policy layer where every corner IEEE-754 does +not fix is either measured (cited to the ISA Reference Manual, silicon- +confirmed, or silicon alone) or `Unknown` — and **reading an `Unknown` +panics** rather than guessing. All 17 policy fields are now measured; the +behavior contract, corner by corner with its proving vector family, is +`docs/adr/2026-07-31-xtensa-fp-behavior-contract.md`. `cargo test -p lp-xt-emu --test fp_conformance` replays the whole 5 630-vector -corpus with no board attached; `just fwtest-xt-fp-esp32s3 ` runs the same -vectors on a desk S3 and `just fp-diff ` classifies the answers. The -predictions were committed before any hardware ran, so **a device disagreement is -a finding to triage, never a reason to edit a golden**. Do not resolve a policy -field without a citation naming a manual page or a dated desk session. +corpus with no board attached and asserts **zero** `UNKNOWN` rows; +`cargo test -p lp-xt-emu --test fp_silicon_replay` replays the campaign's own +silicon captures (ROM sweeps, helper probes, the full family diff) with no +board attached either — that pair is what makes "the emulator is trusted" +something CI enforces on every commit. `just fwtest-xt-fp-esp32s3 ` runs +the same vectors on a desk S3 and `just fp-diff ` classifies the +answers, for the rare case the contract itself needs re-checking. The +predictions were committed before any hardware ran, so **a device +disagreement is a finding to triage, never a reason to edit a golden**. Do +not resolve a policy field without a citation naming a manual page or a dated +desk session. > **`regalloc/` is shared by both ISAs, and rv32 passing does not prove it > correct.** Two defects landed there in 2026-07 that were correct on rv32 only diff --git a/docs/adr/2026-07-31-xtensa-fp-behavior-contract.md b/docs/adr/2026-07-31-xtensa-fp-behavior-contract.md new file mode 100644 index 000000000..6a0c672f8 --- /dev/null +++ b/docs/adr/2026-07-31-xtensa-fp-behavior-contract.md @@ -0,0 +1,274 @@ +# The Xtensa FP behavior contract: silicon is the spec, and it has been read + +- Status: **Accepted** — G2 passed 2026-08-01 +- Date: 2026-07-31 (campaign); finalized 2026-08-01 +- Plan: `2026-07-30-1745-f32-native-math/m6-xtensa-fpu-emulator` (M6 P6/P7) +- Deciders: Yona + M6 campaign +- Supersedes: none +- Superseded by: none +- Relates: `2026-07-28-xtensa-abi-contract` (experiment repo), + `2026-07-28-emu-core-crate-family`, `2026-07-30-integer-division-never-traps` + (*"It will be asked again — when F32 mode lands"*), `docs/design/float.md` + §4 (Target-defined), and this planning directory + +**G2 — Yona's hardware-conformance walk — passed 2026-08-01**, accepting all +four leans the campaign proposed: the emulator is trusted as the f32 oracle +for everything downstream (M7/M8/M9), the bounded `divn.s` off-envelope gap is +acceptable for M7 entry, denormals are recorded target-defined as measured +full-IEEE (§4, no product decision routed to M8), and non-default rounding +modes stay refused outside `add.s`/`sub.s`/`mul.s`. Full question-by-question +record: `m6-xtensa-fpu-emulator.md` §"Review gate: G2 — PASSED 2026-08-01" and +`p6-campaign-results.md` in the planning directory. + +## 1. Context + +The ESP32-S3's Xtensa LX7 FPU is the first f32-capable silicon this project +ships on, and `lp-xt-emu` is the oracle every downstream f32 milestone leans +on: M7 compiles float shaders against it, M8 triages filetest corpora with +it, M9 inherits its policy shape. It is not documented to RV32F's standard. +The 2011 ISA Reference Manual predates the estimate/helper instructions +entirely (its Table 4-46 does not list them), leaves rounding-mode +consultation unspecified, and makes claims (§4.3.11.4: implementations raise +no FSR flags) that this silicon demonstrably violates. QEMU, binutils and GCC +*source* are off limits by license rule; their *output* (objdump) is fact. + +So silicon is the spec — and the M6 campaign read it: 5 630 committed-first +predictions diffed against a full device sweep, three ROMs extracted +exhaustively, 5 328 helper probes, and the toolchain's real divide and +square-root sequences run end-to-end on both sides. **The emulator now +matches the desk S3 on every corpus row — result bits and FSR — with zero +divergence**, and the captures replay boardlessly forever +(`lp-xt/lp-xt-emu/tests/fp_silicon_replay.rs`). + +Board: XIAO-class ESP32-S3, chip rev v0.2, MAC `d8:3b:da:47:29:70`, 16 MB +flash (`--flash-size 8mb`), espup toolchain `esp-14.2.0_20240906`. Captures: +`lp-xt/lp-xt-emu/tests/fixtures/fp/captures/`. + +## 2. The emitted subset + +Normative (all present on silicon, M6 P1; all modeled and measured, P6): + +- Arithmetic: `add.s sub.s mul.s madd.s msub.s` +- Moves and sign ops: `mov.s abs.s neg.s`, `moveqz.s movnez.s movltz.s + movgez.s`, `movt.s movf.s` +- Compares (→ BR): `un.s oeq.s ueq.s olt.s ult.s ole.s ule.s` +- Conversions: `float.s ufloat.s trunc.s utrunc.s round.s floor.s ceil.s` + (scale immediate 0..15) +- Transfers and memory: `rfr wfr lsi ssi lsiu ssiu lsx ssx lsxu ssxu` +- Control registers: `rur.fcr wur.fcr rur.fsr wur.fsr`, `rsr/wsr CPENABLE` +- Divide/sqrt building blocks: `div0.s recip0.s sqrt0.s rsqrt0.s nexp01.s + mksadj.s mkdadj.s addexp.s addexpm.s maddn.s divn.s const.s` + +Excluded deliberately: double precision (not on the chip), the DFP +accelerator forms, `lddec/ldinc` MAC16 forms (integer-side, unused by +shaders). `mksadj.s` joined the subset in P6 — it was wrongly recorded as an +unassigned slot, and the real sqrt sequence uses it +(`docs/defects/2026-07-31-mksadj-missing-from-fp-subset.md`). + +## 3. Register model + +- **FR `f0..f15` is flat.** No windowing, no rotation, no analogue of the AR + file's free preservation across `call8`. An FR value that must survive a + call is the caller's problem — and the esp toolchain agrees: at `-O3` it + treats **every FR as call-clobbered** (P4 objdump probe; floats arrive in + `a2..a7`, spill via `s32i.n`, reload via `lsi`). M7's frame layout must + provide spill slots; nothing else will. +- **BR `b0..b15`** — FP compares write Boolean registers only; `movt.s` / + `movf.s` / `bt` / `bf` consume them. +- **FCR/FSR** are user registers 232/233. Bit layouts per ISA RM Table + 4-47/4-48, transcribed in `lp-xt-emu/src/cpu.rs`. Reset values measured 0. +- **CPENABLE bit 0 gates the FPU**; un-armed access raises EXCCAUSE 32. On + this boot chain CPENABLE arrives as `0xff` (everything enabled) with the + write's provenance unpinned — M7 arms it defensively anyway (2 + instructions), because "armed under this boot chain" is not "armed by + architecture". + +**Two corrections from M7's early implementation (P1–P4, PR #241), recorded +here so this contract stays the thing downstream cites instead of the plan +that predated the code:** + +- **`f15` is reserved as the emitter's float scratch register — 15 of 16 FRs + are allocatable, not 16.** The M7 plan's D8 assumed all 16 were free because + spill/reload needs no third register — true, but it did not account for a + **spilled def**: the register allocator can send an instruction's + *destination* to `Alloc::Stack` when a later eviction in the backward walk + freed its home, and an FP instruction still has to write its result + somewhere before the store. `f15` is that somewhere. This is an M7 emitter + decision, not a silicon fact — recorded here because it is the kind of + thing the next reader of "the FR file is flat" needs to know before sizing + a pool. +- **`!=` compiles to `oeq.s` + `movf`, not `ueq.s` + `movf`.** The M7 plan's + compare table had it backwards: `ueq.s` consumed with `movf` computes + `!ueq.s` = "ordered and unequal", which is **false when either operand is + NaN** — but `docs/design/float.md` §3 makes `!=` on NaN a *Guaranteed* + `true` (IEEE: any comparison with NaN except `!=` is false). `oeq.s` + + `movf` computes `!oeq.s` = "unordered or unequal", which is correct on NaN. + `lpvm-native`'s `fcmp_is_correct_when_an_operand_is_nan` emulator test is + what caught it — the IEEE compare semantics were never in question (§4 and + `float.md` §3 already state them correctly), only which *instruction pair* + the emitter's compare table mapped `!=` onto. A plan-level table is not + silicon behavior and can be wrong even when the ADR it is implementing is + right. + +## 4. Numeric behavior — measured, row by row + +Every row below is MEASURED on the desk S3; the proving family is named. +The policy lives as citations in `lp-xt-emu/src/fp_policy.rs`. + +| Corner | Behavior | Proof | +|---|---|---| +| Default rounding | RNE; FCR resets to 0 | P1 + every family | +| **FCR.RM honored?** | **Yes.** All four modes work; the three directed modes match IEEE-754 directed rounding bit-for-bit, including subnormal and overflow endpoints (largest-finite under truncating modes) | F1: 556/648 operand groups mode-dependent; 1944/1944 directed rows exact | +| **Denormals** | **Full IEEE, no flushing** — subnormal operands compute, subnormal results emerge intact, in and out | F3: 350/350 IEEE; all 80 flush-distinguishing rows | +| NaN propagation | Last NaN operand in `(fs, ft)` order wins, **quiet bit forced, payload and sign preserved**; for `madd.s`/`msub.s` the accumulator `fr` outranks both | F2 (270 rows); acc priority pinned by the qNaN/qNaN divide sequence | +| Generated NaN | `0x7FC00000`, FSR INVALID | F2 + F4 (18 rows) | +| Signed zero | IEEE throughout (`+0 == -0`, sign-correct products, `neg.s`/`abs.s` are pure sign-bit ops) | F4: 206/206 | +| `madd.s`/`msub.s` | **Fused** — one rounding (RM p. 406, confirmed); `0×∞` product raises INVALID even when a quiet NaN accumulator propagates | F2 + probe grids | +| Conversion boundaries | Signed ops saturate (`0x7fffffff`/`0x80000000`), NaN → `0x7fffffff`; `utrunc.s` NaN/overflow → `0xffffffff` | F6 | +| **`utrunc.s` negatives** | **RM FALSIFIED**: in-range negatives truncate and **wrap like the signed conversion** (`-1.5 → 0xffffffff`, INVALID); the RM's `0x80000000` sentinel holds only below `i32::MIN`; a negative truncating to 0 is merely INEXACT | F6: the campaign's 16 DIVERGE rows | +| `round.s` ties | **To even** (`0.5→0`, `1.5→2`, `2.5→2`) | F6 | +| Scale immediate | Fractional-bits reading both directions (RM pp. 346/548, confirmed) | F6 scale sweep | +| `const.s` | `[0.0, 1.0, 2.0, 0.5]` selected by `imm & 3` | helpers capture | +| **FSR flags** | **RM §4.3.11.4 FALSIFIED — the flags work**: INEXACT on any rounded result; UNDERFLOW on tiny-and-inexact (after rounding); OVERFLOW with INEXACT; INVALID on sNaN operands, NaN generation, invalid conversions, and (IEEE signaling predicates) `olt.s`/`ole.s` with *any* NaN; DIV_BY_ZERO for finite/0 (raised by `mkdadj.s`, not by the estimates; ∞/0 raises nothing, per IEEE). Sticky, cleared only by `wur.fsr` | the FSR column of all 5 630 rows + 5 328 probes | +| sNaN | No traps ever; the INVALID *flag* is raised (quiet-bit-clear patterns are otherwise ordinary NaNs) | F2 | + +## 5. Divide and square root + +No divide or sqrt instruction exists. The normative sequences are the +toolchain's own — `__divsf3` (libgcc) and `__ieee754_sqrtf` (libm), +transcribed instruction-for-instruction from objdump and committed twice: as +`global_asm!` kernels in the device harness and as `Inst` vectors in +`tests/fp_conformance.rs`. These are what M7 emits. + +The building blocks are implementation-defined and now measured +(`lp-xt-emu/src/fp_rom.rs`): + +- **Three ROMs, not four tables**: `recip0.s`/`div0.s` share a 128-entry ROM + (top 7 significand bits; 7 result bits at `frac[22:16]`); + `rsqrt0.s`/`sqrt0.s` share an odd/even pair of 64-entry ROMs selected by + biased-exponent parity. Extracted exhaustively — 60 RLE sweeps over 15 + `(sign, exponent)` planes each, and the model reproduces **every one of + the ~503M measured points** (verified; replayed at run boundaries in CI). +- Denormal inputs are normalized first; exponent arithmetic continues below + biased zero; results denormalize by truncating shift and saturate to ∞. +- `nexp01.s` normalizes into ±[1,4) by exponent parity and negates; + `mksadj.s`/`mkdadj.s` encode exponent adjustments **split into two + mod-256 byte fields** (`8·(A mod 32)` for `addexp.s`, `8·(A div 32) + 127` + for `addexpm.s`, `frac[15:14] = 0b11`) plus a result-class channel + (`m = 223`, codes ±0/±∞/NaN); +- `maddn.s` is bit-identical to `madd.s` at RNE on all 1 536 probe points — + but never sets a flag; +- `divn.s` reassembles the split encoding (exponent excess sign-extended to + 8 bits, decomposed `8k + p`, result scale `A = 32k_r + (k_t mod 32)`, + class window at `A − 384`), computes the fused sum with the exact residual + as sticky, and rounds once — which is what makes the sequences correctly + rounded. Honest caveat: its model is exact on the sequence envelope (all + 272 end-to-end rows, and 1 387/1 536 probe rows, count pinned); the + off-envelope remainder is characterized in the campaign record and a + second probe round is queued. + +The F5 family proves the sequences end-to-end: 1 296/1 296 rows agree, +including 0/0, ±x/0, ∞/∞, NaN operands, denormal quotients, and +`sqrt(-0) = -0`. + +## 6. Non-default rounding modes + +Measurement decided D6: FCR.RM is real, so the emulator **implements** the +directed modes for the measured surface — `add.s`, `sub.s`, `mul.s` — and +**refuses loudly** for every other operation (madd, conversions, estimates, +sequences), where no measurement exists. Shader code never leaves RNE +(`float.md` §2), so the refusal is unreachable in production; it exists so an +unmeasured corner stays a panic instead of becoming a plausible default. + +## 7. The toolchain FP ABI + +`xtensa-esp32s3-elf-gcc` 14.2.0 at `-O3` (P4 static probe, objdump): + +- **No FR is callee-saved.** Float arguments arrive in AR `a2..a7`; `wfr` at + point of use; values live across `call8` spill through ARs/stack. +- The toolchain contracts `a*b + c` to `madd.s` at `-O3` — the fused + semantics of §4 are what compiled C shaders already exhibit. + +Consequence for M5/M7: calls into `-O3` builtins clobber every FR; the JIT +frame owns all spills. + +## 8. Single source of truth + +- `tests/fixtures/fp/*.txt` — 5 630 predictions (result + FSR), regenerable + only from the emulator (`UPDATE_FP_GOLDENS=1`), never from a device. +- `tests/fixtures/fp/captures/` — the verbatim silicon transcripts. +- `tests/fp_conformance.rs` — predictions match the emulator, zero UNKNOWN. +- `tests/fp_silicon_replay.rs` — emulator matches the captures: ROM sweeps, + helper probes, and the full family diff (5 630/5 630), **no board**. +- Re-run on hardware: `just fwtest-xt-fp-esp32s3 [family|tables|helpers]`. + +"The emulator is trusted" means: any change that moves it off silicon +behavior fails `fp_silicon_replay` immediately. + +## 9. Consequences + +- **M7**: frame layout owns FR spills (§7); arm CPENABLE defensively; emit + the §5 sequences verbatim; never touch FCR. Division/sqrt results will be + bit-exact against the emulator by construction. +- **M8**: corpus triage can treat `xtn.f32` vs `interp.f32` denormal + differences as **nonexistent** — this silicon does not flush (Q2 answered + in the best direction), removing an entire divergence class. +- **M9**: RV32F is spec-defined; no campaign needed. The policy-layer shape + (measured-or-refuse) lifts to `lp-emu-core` if wanted. + +## 10. Remains unverified + +Stated, not implied away: + +- **LX6 (classic ESP32) FPU** — untouched (plan Q5, future work). +- **Cycle/timing behavior** — out of scope repo-wide. +- `divn.s` off the sequence envelope — 149/1 536 round-1 probe rows + (operand shapes no sequence produces); round-2 grids + (`helpers::probe2`, 7 073 probes) are built, fingerprint-pinned, and + queued behind a board replug. +- Non-default FCR.RM for ops other than `add.s`/`sub.s`/`mul.s` (refused). +- `maddn.s`/`divn.s` under non-default FCR.RM (refused; probes ran at RNE). +- FSR of the estimates on zero inputs in isolation (P1's `0x400` is + attributable to its `mkdadj` probe; the family data pins `mkdadj` as the + Z-flag source and the emulator models the estimates flag-free). +- NaN payload priority when the *accumulator* carries a distinctive payload + (probe grids staged only canonical NaNs there; the chosen acc-first order + is pinned by sequence behavior, and the round-2 `MaddNan` grids will close + it). +- `CPENABLE`'s boot-time arming provenance (ROM vs 2nd-stage bootloader). + +None of these block M7: the sequence envelope and the measured-surface rows +above are what the emitter actually produces. `probe2` is the closing item +for a future desk session, not a blocker — it is already built, wired into +`just fwtest-xt-fp-esp32s3 helpers`, and fingerprint-pinned +(`0x67c29b75`) so it cannot silently drift before it runs. + +## 11. Alternatives considered + +- **Write the emulator from the ISA Reference Manual alone, skip silicon.** + Rejected — the manual predates the estimate/helper instructions entirely + (its Table 4-46 does not list `recip0.s`/`rsqrt0.s`/`sqrt0.s`/`div0.s`/the + divide-step helpers), so their lookup ROMs are not derivable from any + document. A manual-only emulator would have to guess the one thing that + most needed to be exact. +- **A full IEEE-754 soft-float core instead of native `f32` plus a policy + layer.** Deferred, not rejected — native `f32` already agrees with the FPU + bit-for-bit on the ordinary input space (§4), so a soft-float core would + duplicate correct behavior to fix corners a policy layer already isolates. + M9's RV32F is the second consumer that would justify building one; one + consumer does not. +- **Sample the estimate ROMs rather than extract them exhaustively.** + Rejected — a sampled table is *close*, and close is precisely the failure + mode D5 exists to prevent: `div0.s`/`recip0.s`/`sqrt0.s`/`rsqrt0.s` values + compiled into a shader would be silently wrong on whichever input the + sample missed, with no way to tell which without re-sampling. Exhaustive + extraction (60 RLE sweeps, ~503M points) costs one desk session and is + exact by construction; sampling costs the same session and stays a guess. +- **Carry the campaign in the experiment repo, alongside the P1 capability + probe.** Rejected on the runner protocol's own numbers: a `Response` is + exactly one `u32` and every faulting payload costs a full board reboot + (`PROTO_VERSION = 2`). Tens of thousands of (input → output, FSR) pairs + plus a 2²³-wide table sweep do not fit that channel without a protocol + version bump and firmware changes in two crates — lp2025's + `fw-esp32s3`/`espflash flash --monitor` rig already existed and returns + bulk results over the serial monitor for free (D1). diff --git a/docs/defects/2026-07-31-mksadj-missing-from-fp-subset.md b/docs/defects/2026-07-31-mksadj-missing-from-fp-subset.md new file mode 100644 index 000000000..d2b519a8c --- /dev/null +++ b/docs/defects/2026-07-31-mksadj-missing-from-fp-subset.md @@ -0,0 +1,42 @@ +--- +status: fixed +found: 2026-07-31 # how: M6 P6 hardware campaign (sequence transcription) +fixed: this change +area: lp-xt/lp-xt-inst +class: incomplete-subset +related: + - docs/adr/2026-07-31-xtensa-fp-behavior-contract.md +--- +# `mksadj.s` was recorded as an unassigned slot, so the sqrt sequence could not decode + +**Symptom** — Transcribing the toolchain's real square-root sequence +(`__ieee754_sqrtf`, esp-14.2.0 libm, read via `xtensa-esp32s3-elf-objdump`) +for the M6 P6 campaign hit an instruction the P1 normative subset did not +contain: `0xfa21c0`, which objdump disassembles as `mksadj.s f2, f1`. The +emulator could not execute the sequence at all — every square root would have +raised an unsupported-instruction trap at its 23rd instruction. + +**Root cause** — `lp-xt-inst`'s FP1 unary decode table carried a comment (and +a test, `fp1_unassigned_slots_stay_unsupported`) asserting that selector +`t = 0xC` "has no mnemonic in `xtensa-esp32s3-elf-objdump`". That was wrong: +objdump assigns it `mksadj.s`, the square-root counterpart of `mkdadj.s`. The +P1 probe list was assembled from the divide-sequence shape and never included +a square-root sequence, so the gap survived P1's silicon session — presence +was probed for 26 instructions and `mksadj.s` was not one of them. + +**Why it matters beyond the campaign** — M7's square-root lowering emits this +sequence. Without the fix, `sqrt()` in any shader would have been +un-emulatable, discovered only when M8's filetests first ran a sqrt on the +`xtn` target. + +**Fix** — `MksadjS` added to `Inst::FpRr` (decode `t = 0xC`, encode, disasm, +roundtrip, golden vector `0xc0 0x21 0xfa`); the emulator classifies it with +the divide-step family and implements its measured semantics +(`fp_rom::mksadj`: `A = ⌊(e − 127)/2⌋` split-encoded, class codes for +zero/negative/inf/NaN, INVALID on negative or signalling input). The +wrongly-asserting test now pins only `t = 0x2` as unassigned. + +**Signal** — an "unassigned per objdump" claim is only as good as the objdump +invocation behind it; the claim had no golden pinning it to a real objdump +run. The campaign's rule — transcribe real toolchain output, never enumerate +from memory — is what caught it. diff --git a/docs/defects/README.md b/docs/defects/README.md index f3acc1068..8d599767f 100644 --- a/docs/defects/README.md +++ b/docs/defects/README.md @@ -112,6 +112,12 @@ genuinely fits none of these, and define it here in one line. only falsifier, so the collision surfaces whenever a compiler first emits the stolen form — which is usually at some optimization threshold nothing in the suite crosses. +- **`incomplete-subset`** — a normative instruction/opcode subset is + assembled by enumerating what an external tool (objdump, an + assembler) is believed to assign, and the enumeration silently omits + a member that tool actually does assign — so the gap survives + exactly as long as nothing exercises that one member. Real toolchain + output (a sequence transcription, not memory) is the only falsifier. ## Index @@ -172,6 +178,7 @@ sentence (arguments in, returns out; registers and stack). | invented-encoding | 2026-07-31 | [zexth-encoding-steals-xori-128](2026-07-31-zexth-encoding-steals-xori-128.md) | fixed | lp-riscv-inst (encode/decode) + lp-riscv-emu (executor) | | invented-encoding | 2026-07-31 | [elf-loader-riscv-reloc-numbering](2026-07-31-elf-loader-riscv-reloc-numbering.md) | **open** | lp-riscv-elf (relocations) | | partial-knowledge-loss | 2026-07-31 | [elf-loader-drops-relocation-addends](2026-07-31-elf-loader-drops-relocation-addends.md) | fixed | lp-riscv-elf (relocations) | +| incomplete-subset | 2026-07-31 | [mksadj-missing-from-fp-subset](2026-07-31-mksadj-missing-from-fp-subset.md) | fixed | lp-xt/lp-xt-inst (FP subset) | | split-source-of-truth | 2026-07-30 | [jit-sret-return-count-zero](2026-07-30-jit-sret-return-count-zero.md) | fixed | lpvm-native/rt_jit (module.rs) | | config-masked-defect | 2026-07-30 | [xtensa-call-argument-clobber](2026-07-30-xtensa-call-argument-clobber.md) | fixed | lpvm-native/regalloc (walk.rs) | | config-masked-defect | 2026-07-30 | [xtensa-sret-pointer-clobber](2026-07-30-xtensa-sret-pointer-clobber.md) | fixed | lpvm-native/regalloc (pool.rs) | diff --git a/docs/design/float.md b/docs/design/float.md index 7b0389b3a..6c9101191 100644 --- a/docs/design/float.md +++ b/docs/design/float.md @@ -74,17 +74,31 @@ the WebAssembly spec; RV32F's from the RISC-V F spec. - **Denormal (subnormal) handling.** A target may flush denormal inputs and/or outputs to zero. wasm and RV32F preserve denormals (their specs - require it); the ESP32-S3 FPU and typical GPUs flush. Unifying this would - mean per-op software fixup on the hot path — rejected. Consequence: - results are only portable down to `~1.2e-38` magnitude; below that, a - target may produce `0.0` where another produces a tiny nonzero value. + require it); typical GPUs flush. **Measured on the ESP32-S3 Xtensa FPU by + the M6 hardware conformance campaign: it does NOT flush — full IEEE + subnormal arithmetic, both directions (350/350 conformance vectors, every + flush-distinguishing row)** — see + `docs/adr/2026-07-31-xtensa-fp-behavior-contract.md` §4. So `xtn.f32` and + `interp.f32`/`wasm.f32` agree on denormals by construction; the divergence + this row warns about is a GPU-tier and future-target risk, not a + Xtensa/wasm one. Unifying denormal handling in software everywhere would + still mean per-op fixup on targets that do flush — rejected as a blanket + policy. Consequence: results are only portable down to `~1.2e-38` + magnitude on a target that flushes; below that, such a target may produce + `0.0` where another produces a tiny nonzero value. - **Expression contraction.** An emitter may (or may not) fuse `a*b + c` into a fused multiply-add with a single rounding. Shaders must not depend - on the intermediate rounding of a multiply feeding an add. + on the intermediate rounding of a multiply feeding an add. Xtensa: the + `-O3` toolchain contracts on its own (`madd.s`), so contraction is not + even emitter-optional there — measured, xtensa-fp-behavior-contract ADR §7. - **NaN bit patterns.** Which NaN (payload, sign, quiet bit) an operation produces or propagates. "Is NaN" is portable; *which* NaN never is. + Xtensa: last NaN operand of `(fs, ft)` wins with the accumulator + outranking both for `madd.s`/`msub.s`, quiet bit forced, payload and sign + preserved; a generated NaN is `0x7FC00000` — measured, ADR §4. - **`round()` ties.** Halfway cases round to even or away from zero, per target — this is GLSL's own latitude, and hardware disagrees. + Xtensa's `round.s` ties to even — measured, ADR §4. ## 5. Unspecified diff --git a/justfile b/justfile index d0760fb91..56408ac8a 100644 --- a/justfile +++ b/justfile @@ -778,10 +778,13 @@ fwtest-loopback-esp32s3 port="": # just fwtest-xt-fp-esp32s3 /dev/cu.usbmodemXXXX # everything # just fwtest-xt-fp-esp32s3 /dev/cu.usbmodemXXXX signed_zero 50 # a smoke run # just fwtest-xt-fp-esp32s3 /dev/cu.usbmodemXXXX tables # estimate ROMs +# just fwtest-xt-fp-esp32s3 /dev/cu.usbmodemXXXX helpers # divide-step probes # # `family` is an `lp-xt-fp-vectors` family name (rounding, nan_payload, # denormal, signed_zero, div_sqrt, convert), or `tables` for the estimate-table -# sweep. `limit` caps each family; 0 runs all of it. +# sweep, or `helpers` for the divide-step characterization grids (const.s and +# the nexp01/mksadj/mkdadj/addexp/addexpm/maddn/divn probes). `limit` caps each +# family or grid; 0 runs all of it. # # ORDERING RULE, same as fwtest-xt-jit-esp32s3 and for the same reason: the host # predictions in `lp-xt/lp-xt-emu/tests/fixtures/fp/` are committed FIRST, by @@ -811,8 +814,8 @@ fwtest-xt-fp-esp32s3 port="" family="" limit="0": fi mode=families family="{{ family }}" - if [[ "$family" == "tables" ]]; then - mode=tables + if [[ "$family" == "tables" || "$family" == "helpers" ]]; then + mode="$family" family="" fi mkdir -p target/fp-capture @@ -846,12 +849,14 @@ fwtest-xt-fp-esp32s3 port="" family="" limit="0": wait "$cap" 2>/dev/null || true echo "captured $(wc -l < "$out") lines to $out" # Only the family modes have predictions to diff against. The table sweep - # produces the estimate ROMs themselves — there is nothing to compare them - # to, which is the whole reason they have to be read off silicon. + # and the helper grids produce silicon-first data — there is nothing to + # compare them to, which is the whole reason they have to be read off + # silicon (the derived semantics are then held to the committed captures + # by boardless replay tests). if [[ "$mode" == "families" ]]; then just fp-diff "$out" else - echo "table sweep captured; P6 turns it into fp_policy::EstimateTables" + echo "$mode capture done; P6 turns it into fp_policy data + replay fixtures" fi # Diff an FP conformance capture against the committed host predictions. diff --git a/lp-fw/fw-esp32s3/README.md b/lp-fw/fw-esp32s3/README.md index c99cd7451..3210c1cc3 100644 --- a/lp-fw/fw-esp32s3/README.md +++ b/lp-fw/fw-esp32s3/README.md @@ -69,6 +69,7 @@ cargo test -p lpvm-native --features xt-corpus,emu-xt just fwtest-xt-fp-esp32s3 /dev/cu.usbmodemXXXX # the whole corpus just fwtest-xt-fp-esp32s3 /dev/cu.usbmodemXXXX signed_zero 50 # a smoke run just fwtest-xt-fp-esp32s3 /dev/cu.usbmodemXXXX tables # estimate ROMs +just fwtest-xt-fp-esp32s3 /dev/cu.usbmodemXXXX helpers # divide-step helpers + probe2 ``` The M6 hardware campaign's rig. Runs `lp-xt-fp-vectors`' 5 630-vector corpus on diff --git a/lp-fw/fw-esp32s3/src/tests/xt_fp_conformance.rs b/lp-fw/fw-esp32s3/src/tests/xt_fp_conformance.rs index f4d829627..7f576afdf 100644 --- a/lp-fw/fw-esp32s3/src/tests/xt_fp_conformance.rs +++ b/lp-fw/fw-esp32s3/src/tests/xt_fp_conformance.rs @@ -43,11 +43,14 @@ //! decided for itself whether it agreed would be the tautology this whole //! milestone is arranged to avoid. //! -//! The `` and `` pseudo-ops are printed as `skip`: -//! divide and square root are code sequences over helper instructions whose -//! semantics no available document states (the ISA RM's Table 4-46 does not -//! list them), so running "the sequence" here would mean inventing it. P6 -//! measures the helpers first. +//! The `` and `` pseudo-ops run the toolchain's +//! **real** sequences, transcribed instruction-for-instruction from +//! `xtensa-esp32s3-elf-objdump` of the esp-14.2.0 toolchain's `__divsf3` +//! (libgcc) and `__ieee754_sqrtf` (libm). Disassembly output is fact +//! (AGENTS.md license rule: no library *source* was read), and these are the +//! sequences M7's codegen will face — so their end-to-end results are both a +//! conformance surface and the independent oracle that keeps the helper-probe +//! characterization honest. use esp_println::println; use lp_xt_fp_vectors::{Family, OpCode, Vector, count, fingerprint, vector}; @@ -101,11 +104,45 @@ const fn parse_u32(s: &str) -> u32 { n } -/// The exponents the estimate-table sweep covers. +/// The `(sign, exponent)` pairs the estimate-table sweep covers. /// -/// Four adjacent ones so the exponent rule's separability is visible, and two -/// parities because `rsqrt0.s` keys on the exponent's low bit. -const TABLE_EXPONENTS: [u32; 4] = [126, 127, 128, 129]; +/// The four adjacent exponents 126..129 are where the exponent rule's +/// *separability* is confirmed (two parities, because `rsqrt0.s` keys on the +/// exponent's low bit). The far-flung ones (1, 2, 60, 200, 253, 254) are where +/// an affine exponent rule would break if it were only locally true — recip0 +/// of 2^127 lands near the bottom of the exponent range, and an +/// overflow/underflow rule nobody measured would otherwise be an +/// overflow/underflow rule nobody knows. `0` and `255` are the special +/// classes: what the estimates do with denormals, infinities and NaNs is not +/// predictable from the normal-range table at all. The negative-sign sweeps +/// pin the sign rule rather than assuming odd symmetry. +const TABLE_SWEEPS: [(u32, u32); 15] = [ + (0, 0), + (0, 1), + (0, 2), + (0, 60), + (0, 126), + (0, 127), + (0, 128), + (0, 129), + (0, 200), + (0, 253), + (0, 254), + (0, 255), + (1, 0), + (1, 127), + (1, 255), +]; + +/// Give up on a sweep whose output is not actually a step function. +/// +/// A healthy table is ~106 runs. A payload-passthrough behavior (plausible for +/// NaN inputs at exponent 255) would be eight million runs of length one, and +/// printing them would drown the capture. The cap keeps the pathology visible +/// — the first `RUN_CAP` runs still show the structure — while bounding it, +/// and the `aborted=1` sentinel keeps a capped sweep from ever being read as a +/// complete table. +const RUN_CAP: u32 = 2048; pub fn run_all() -> ! { println!("{TAG} BEGIN"); @@ -163,6 +200,7 @@ pub fn run_all() -> ! { match MODE { "families" => run_families(), "tables" => run_tables(), + "helpers" => run_helpers(), other => { println!("{TAG} FATAL unknown LP_FP_MODE={other}"); } @@ -281,8 +319,9 @@ fn dispatch(v: &Vector) -> Option { OpCode::RoundS => return scaled(v, kernels::ROUND_S), OpCode::FloorS => return scaled(v, kernels::FLOOR_S), OpCode::CeilS => return scaled(v, kernels::CEIL_S), - // Not instructions. See the module doc. - OpCode::Div | OpCode::Sqrt => return None, + // The toolchain's real code sequences — see the module doc. + OpCode::Div => k::lp_fp_div_seq(v.a, v.b), + OpCode::Sqrt => k::lp_fp_sqrt_seq(v.a), } }; Some(r) @@ -325,25 +364,26 @@ fn run_tables() { ]; let mut tables = 0u32; for (name, f) in ops { - for exp in TABLE_EXPONENTS { + for (sign, exp) in TABLE_SWEEPS { tables += 1; - sweep_one(name, exp, f); + sweep_one(name, sign, exp, f); } } println!( - "{TAG} END-ALL tables={tables} exponents={}", - TABLE_EXPONENTS.len() + "{TAG} END-ALL tables={tables} sweeps={}", + TABLE_SWEEPS.len() ); } -fn sweep_one(name: &str, exp: u32, f: unsafe extern "C" fn(u32) -> u32) { - println!("{TAG} TABLE op={name} exp={exp} significand-bits=23"); - let base = exp << 23; +fn sweep_one(name: &str, sign: u32, exp: u32, f: unsafe extern "C" fn(u32) -> u32) { + println!("{TAG} TABLE op={name} exp={exp} sign={sign} significand-bits=23"); + let base = (sign << 31) | (exp << 23); let mut runs = 0u32; let mut run_start = 0u32; let mut run_value = unsafe { f(base) }; let mut line = Line::empty(); let mut cells = 0usize; + let mut aborted = false; // `..=` on the last significand so the final run closes inside the loop // rather than needing a duplicate emit after it. @@ -369,9 +409,138 @@ fn sweep_one(name: &str, exp: u32, f: unsafe extern "C" fn(u32) -> u32) { runs += 1; run_start = frac; run_value = value; + if runs >= RUN_CAP { + aborted = true; + break; + } } line.flush(); - println!("{TAG} END table={name} exp={exp} runs={runs}"); + println!( + "{TAG} END table={name} exp={exp} sign={sign} runs={runs} aborted={}", + u32::from(aborted) + ); +} + +/// The helper-characterization mode (see `lp_xt_fp_vectors::helpers`). +/// +/// Prints the sixteen `const.s` outputs, then every probe grid, in the same +/// `D`/`DIGEST`/`END` row format as the families so the host parser needs no +/// second shape. There are no predictions to compare against — this is the one +/// place in the campaign where silicon speaks first — and the derived +/// semantics are then held to (a) this capture, replayed boardlessly, and +/// (b) the end-to-end divide/sqrt sequence results in the families capture. +fn run_helpers() { + use lp_xt_fp_vectors::helpers::{self, HelperOp}; + + println!( + "{TAG} helpers-fingerprint={:#010x} total={}", + helpers::fingerprint(), + helpers::total() + ); + + // const.s: sixteen architecturally-defined constants nothing else sources. + for (i, f) in kernels::CONST_S.iter().enumerate() { + let v = unsafe { f() }; + println!("{TAG} CONST {i:02} {v:08x}"); + } + + let mut ops = 0u32; + let mut probes = 0u32; + for op in HelperOp::ALL { + let total = helpers::count(op); + let n = if LIMIT == 0 { total } else { LIMIT.min(total) }; + println!("{TAG} FAMILY {} label=H count={n} of={total}", op.name()); + let mut digest = 0x811C_9DC5u32; + let mut cells = 0usize; + let mut line = Line::empty(); + for i in 0..n { + let v = helpers::probe(op, i); + if cells % PER_LINE == 0 { + line.start_helper(op.name(), i); + } + unsafe { + let _ = kernels::lp_fp_set_fsr(0); + } + let result = unsafe { helper_kernel(op)(v.r, v.s, v.t) }; + let fsr = unsafe { kernels::lp_fp_get_fsr() }; + line.cell(result, fsr); + digest = mix(digest ^ i); + digest = mix(digest ^ result).wrapping_add(fsr); + cells += 1; + if cells % PER_LINE == 0 { + line.flush(); + } + } + line.flush(); + println!("{TAG} DIGEST {} {digest:#010x} rows={n}", op.name()); + println!("{TAG} END family={} count={n}", op.name()); + ops += 1; + probes += n; + } + + // The second probe round: the divn exponent-plane maps and the + // mixed-sign NaN position grids (see lp_xt_fp_vectors::helpers::probe2). + use lp_xt_fp_vectors::helpers::probe2; + println!( + "{TAG} helpers2-fingerprint={:#010x} total={}", + probe2::fingerprint(), + probe2::total() + ); + for op in probe2::Op2::ALL { + let total = probe2::count(op); + let n = if LIMIT == 0 { total } else { LIMIT.min(total) }; + println!("{TAG} FAMILY {} label=H2 count={n} of={total}", op.name()); + let kern: unsafe extern "C" fn(u32, u32, u32) -> u32 = match op.kernel() { + 1 => kernels::lp_fp_probe_madd_s, + 2 => kernels::lp_fp_probe_maddn_s, + _ => kernels::lp_fp_probe_divn_s, + }; + let mut digest = 0x811C_9DC5u32; + let mut cells = 0usize; + let mut line = Line::empty(); + for i in 0..n { + let (r, s, t) = probe2::probe(op, i); + if cells % PER_LINE == 0 { + line.start_helper(op.name(), i); + } + unsafe { + let _ = kernels::lp_fp_set_fsr(0); + } + let result = unsafe { kern(r, s, t) }; + let fsr = unsafe { kernels::lp_fp_get_fsr() }; + line.cell(result, fsr); + digest = mix(digest ^ i); + digest = mix(digest ^ result).wrapping_add(fsr); + cells += 1; + if cells % PER_LINE == 0 { + line.flush(); + } + } + line.flush(); + println!("{TAG} DIGEST {} {digest:#010x} rows={n}", op.name()); + println!("{TAG} END family={} count={n}", op.name()); + ops += 1; + probes += n; + } + println!("{TAG} END-ALL helpers={ops} vectors={probes}"); +} + +/// Every probe kernel has the ternary signature; the unary ones ignore `t`. +/// One signature keeps the dispatch a table instead of three shapes. +fn helper_kernel( + op: lp_xt_fp_vectors::helpers::HelperOp, +) -> unsafe extern "C" fn(u32, u32, u32) -> u32 { + use lp_xt_fp_vectors::helpers::HelperOp; + match op { + HelperOp::Nexp01S => kernels::lp_fp_probe_nexp01_s, + HelperOp::MksadjS => kernels::lp_fp_probe_mksadj_s, + HelperOp::MkdadjS => kernels::lp_fp_probe_mkdadj_s, + HelperOp::AddexpS => kernels::lp_fp_probe_addexp_s, + HelperOp::AddexpmS => kernels::lp_fp_probe_addexpm_s, + HelperOp::MaddnS => kernels::lp_fp_probe_maddn_s, + HelperOp::DivnS => kernels::lp_fp_probe_divn_s, + HelperOp::MaddS => kernels::lp_fp_probe_madd_s, + } } /// One output line, assembled without an allocator. @@ -401,6 +570,17 @@ impl Line { self.open = true; } + /// Same shape as [`Line::start`], for the helper grids, whose keys are + /// plain strings rather than [`Family`] values. + fn start_helper(&mut self, name: &str, first: u32) { + self.buf.clear(); + self.buf.str("D "); + self.buf.str(name); + self.buf.byte(b' '); + self.buf.dec5(first); + self.open = true; + } + fn start_table(&mut self, op: &str, exp: u32) { self.buf.clear(); self.buf.str("T "); @@ -646,6 +826,164 @@ mod kernels { fp_unop!(lp_fp_sqrt0_s, "sqrt0.s"); fp_unop!(lp_fp_div0_s, "div0.s"); + // --- the toolchain's divide and square-root sequences ------------------- + // Transcribed INSTRUCTION FOR INSTRUCTION from `xtensa-esp32s3-elf-objdump` + // of the esp-14.2.0_20240906 toolchain: `__divsf3` from libgcc and + // `__ieee754_sqrtf` from libm (the raw sequence, not the errno-setting + // `sqrtf` wrapper around it). Disassembly output is fact; no library source + // was read (AGENTS.md license rule). These are the code shapes M7's + // division and square-root lowering will emit, so their end-to-end results + // are the campaign's independent oracle for the helper semantics. + fp_kernel!(lp_fp_div_seq(a: u32, b: u32) { + ["wfr f1, a2"], + ["wfr f2, a3"], + ["div0.s f3, f2"], + ["nexp01.s f4, f2"], + ["const.s f5, 1"], + ["maddn.s f5, f4, f3"], + ["mov.s f6, f3"], + ["mov.s f7, f2"], + ["nexp01.s f2, f1"], + ["maddn.s f6, f5, f6"], + ["const.s f5, 1"], + ["const.s f0, 0"], + ["neg.s f8, f2"], + ["maddn.s f5, f4, f6"], + ["maddn.s f0, f8, f3"], + ["mkdadj.s f7, f1"], + ["maddn.s f6, f5, f6"], + ["maddn.s f8, f4, f0"], + ["const.s f3, 1"], + ["maddn.s f3, f4, f6"], + ["maddn.s f0, f8, f6"], + ["neg.s f2, f2"], + ["maddn.s f6, f3, f6"], + ["maddn.s f2, f4, f0"], + ["addexpm.s f0, f7"], + ["addexp.s f6, f7"], + ["divn.s f0, f2, f6"], + ["rfr a2, f0"], + }); + fp_kernel!(lp_fp_sqrt_seq(a: u32) { + ["wfr f1, a2"], + ["sqrt0.s f2, f1"], + ["const.s f3, 0"], + ["maddn.s f3, f2, f2"], + ["nexp01.s f4, f1"], + ["const.s f0, 3"], + ["addexp.s f4, f0"], + ["maddn.s f0, f3, f4"], + ["nexp01.s f3, f1"], + ["neg.s f5, f3"], + ["maddn.s f2, f0, f2"], + ["const.s f0, 0"], + ["const.s f6, 0"], + ["const.s f7, 0"], + ["maddn.s f0, f5, f2"], + ["maddn.s f6, f2, f4"], + ["const.s f4, 3"], + ["maddn.s f7, f4, f2"], + ["maddn.s f3, f0, f0"], + ["maddn.s f4, f6, f2"], + ["neg.s f2, f7"], + ["maddn.s f0, f3, f2"], + ["maddn.s f7, f4, f7"], + ["mksadj.s f2, f1"], + ["nexp01.s f1, f1"], + ["maddn.s f1, f0, f0"], + ["neg.s f3, f7"], + ["addexpm.s f0, f2"], + ["addexp.s f3, f2"], + ["divn.s f0, f1, f3"], + ["rfr a2, f0"], + }); + + // --- helper-characterization probes (M6 P6) ----------------------------- + // Every probe stages the DESTINATION register as well as the sources: the + // RR-shaped helpers may read `fr` before writing it (the divide sequence's + // `mkdadj.s f7, f1` demonstrably combines both), and a probe that assumed + // write-only could never discover that. The unary probes still accept and + // stage a third operand so all eight share one signature; `f2` simply goes + // unread. + macro_rules! fp_probe_rr { + ($name:ident, $mnemonic:literal) => { + fp_kernel!($name(r: u32, s: u32, t: u32) { + ["wfr f0, a2"], + ["wfr f1, a3"], + ["wfr f2, a4"], + [$mnemonic, " f0, f1"], + ["rfr a2, f0"], + }); + }; + } + macro_rules! fp_probe_rrr { + ($name:ident, $mnemonic:literal) => { + fp_kernel!($name(r: u32, s: u32, t: u32) { + ["wfr f0, a2"], + ["wfr f1, a3"], + ["wfr f2, a4"], + [$mnemonic, " f0, f1, f2"], + ["rfr a2, f0"], + }); + }; + } + fp_probe_rr!(lp_fp_probe_nexp01_s, "nexp01.s"); + fp_probe_rr!(lp_fp_probe_mksadj_s, "mksadj.s"); + fp_probe_rr!(lp_fp_probe_mkdadj_s, "mkdadj.s"); + fp_probe_rr!(lp_fp_probe_addexp_s, "addexp.s"); + fp_probe_rr!(lp_fp_probe_addexpm_s, "addexpm.s"); + fp_probe_rrr!(lp_fp_probe_maddn_s, "maddn.s"); + fp_probe_rrr!(lp_fp_probe_divn_s, "divn.s"); + fp_probe_rrr!(lp_fp_probe_madd_s, "madd.s"); + + // --- const.s ------------------------------------------------------------- + // Sixteen architecturally-defined constants no available document lists. + // The selector is an immediate, so: one kernel each. + macro_rules! fp_const { + ($name:ident, $imm:literal) => { + fp_kernel!($name() { + ["const.s f0, ", $imm], + ["rfr a2, f0"], + }); + }; + } + fp_const!(lp_fp_const_s_0, "0"); + fp_const!(lp_fp_const_s_1, "1"); + fp_const!(lp_fp_const_s_2, "2"); + fp_const!(lp_fp_const_s_3, "3"); + fp_const!(lp_fp_const_s_4, "4"); + fp_const!(lp_fp_const_s_5, "5"); + fp_const!(lp_fp_const_s_6, "6"); + fp_const!(lp_fp_const_s_7, "7"); + fp_const!(lp_fp_const_s_8, "8"); + fp_const!(lp_fp_const_s_9, "9"); + fp_const!(lp_fp_const_s_10, "10"); + fp_const!(lp_fp_const_s_11, "11"); + fp_const!(lp_fp_const_s_12, "12"); + fp_const!(lp_fp_const_s_13, "13"); + fp_const!(lp_fp_const_s_14, "14"); + fp_const!(lp_fp_const_s_15, "15"); + + /// The sixteen `const.s` kernels, indexed by the immediate. + pub const CONST_S: [unsafe extern "C" fn() -> u32; 16] = [ + lp_fp_const_s_0, + lp_fp_const_s_1, + lp_fp_const_s_2, + lp_fp_const_s_3, + lp_fp_const_s_4, + lp_fp_const_s_5, + lp_fp_const_s_6, + lp_fp_const_s_7, + lp_fp_const_s_8, + lp_fp_const_s_9, + lp_fp_const_s_10, + lp_fp_const_s_11, + lp_fp_const_s_12, + lp_fp_const_s_13, + lp_fp_const_s_14, + lp_fp_const_s_15, + ]; + // --- compares ----------------------------------------------------------- // The result lands in a *boolean* register, never an AR, so it has to be // brought back across with `movt`. Three readback paths were proven on this diff --git a/lp-xt/README.md b/lp-xt/README.md index 0a9135945..7cb73a993 100644 --- a/lp-xt/README.md +++ b/lp-xt/README.md @@ -7,7 +7,8 @@ instruction model, emulator, and ELF loading that the shader compiler's `isa/xt` backend and the Xtensa firmware crates build on. - **`lp-xt-inst`** — Xtensa instruction model, encoder, variable-length - decoder, and objdump-style disassembler (integer subset). Everything else + decoder, and objdump-style disassembler: the integer core plus, since M6, + the single-precision FP / Boolean-register / SR-UR subset. Everything else sits on this crate. - **`lp-xt-emu`** — the Xtensa emulator: windowed-register machinery, per-board memory maps (`BoardProfile::esp32s3()` / `esp32()`), and the @@ -16,7 +17,10 @@ instruction model, emulator, and ELF loading that the shader compiler's substrate**: a host-shared data window (`Memory::add_shared`) and the full-argument-list call path (`run_loaded_with_args`) that let a host engine run compiled shader code against a vmctx living in host memory — see - `docs/adr/2026-07-30-xtensa-host-shared-memory.md`. + `docs/adr/2026-07-30-xtensa-host-shared-memory.md`. Since M6 it also has an + FPU proven equal to real ESP32-S3 silicon (5 630/5 630 conformance vectors, + zero divergence, result bits and FSR both) — see its README and + `docs/adr/2026-07-31-xtensa-fp-behavior-contract.md`. - **`lp-xt-fp-vectors`** — the M6 FP conformance corpus generator: deterministic, **float-free**, `no_std`, dependency-free, and fingerprinted, so the host and the device generate byte-identical vectors instead of transferring them. Holds diff --git a/lp-xt/fixtures/Cargo.lock b/lp-xt/fixtures/Cargo.lock index 610dab320..6817cdc60 100644 --- a/lp-xt/fixtures/Cargo.lock +++ b/lp-xt/fixtures/Cargo.lock @@ -58,6 +58,7 @@ version = "40.0.0" name = "lps-builtins" version = "40.0.0" dependencies = [ + "libm", "log", "lpfn-impl-macro", "lps-builtin-ids", diff --git a/lp-xt/fixtures/README.md b/lp-xt/fixtures/README.md index 82cd77648..dd688ecf0 100644 --- a/lp-xt/fixtures/README.md +++ b/lp-xt/fixtures/README.md @@ -29,11 +29,18 @@ Chosen to sit inside `lp-xt-emu`'s modeled SRAM1 (see its `memory.rs`): ## The integer-only rule -Fixtures must be integer-only: the emulator has **no FPU executors**, and the -toolchain emits S3 FPU ops (`add.s`, …) for any `f32`/`f64`. Enforcement is -**at runtime**: `lp-xt-inst` decodes only the integer subset, so an FPU (or -any unsupported) instruction on an executed path raises an -illegal-instruction trap and fails the fixture's test with the faulting PC. +Fixtures must be integer-only, by convention rather than by emulator +limitation. `lp-xt-emu` gained FPU executors in M6 (see its README's +"Floating point" section and `docs/adr/2026-07-31-xtensa-fp-behavior-contract.md`) +and `lp-xt-inst` decodes the FP subset, so the old enforcement mechanism — +an unsupported FPU op trapping as illegal — no longer applies to `add.s` and +friends. This corpus predates that work and there is no host-side f32 oracle +wired for it (the fixtures compare against a host Rust computation on the +same bit patterns, which is exactly what an f32 fixture would need and does +not have yet), so it stays integer-only until someone wires one up. If a +`f32`/`f64` fixture is added, it must go through the FP conformance path's +discipline (`lp-xt-fp-vectors`, `lp-xt-emu`'s policy layer), not a bare +host-vs-device numeric compare. Do not try to enforce it by grepping objdump output: objdump disassembles the literal pool at the head of `.text` as garbage "instructions" (`ule.s`, diff --git a/lp-xt/fixtures/fp/README.md b/lp-xt/fixtures/fp/README.md index 05f0f5c0c..06625a20d 100644 --- a/lp-xt/fixtures/fp/README.md +++ b/lp-xt/fixtures/fp/README.md @@ -6,7 +6,7 @@ single-precision FP coprocessor (M6 of the native-f32 roadmap): | File | What it is | |---|---| | `fp_subset.S` | Every instruction in M6's normative FP / Boolean / special-register subset, at both ends of every operand field. The **objdiff target** — the mechanical oracle for the encoder and disassembler. | -| `probe.S` | The **capability probe payloads** for the ESP32-S3 desk session. Built and checked in; **not yet run on hardware.** | +| `probe.S` | The **capability probe payloads** for the ESP32-S3 desk session. Built and checked in; **run 2026-07-31, all 26 probes PRESENT** (below). | Build both with `./build.sh` (needs the espup toolchain under `~/.rustup/toolchains/esp`). Output lands in `obj/`, which is gitignored — @@ -31,7 +31,9 @@ cargo run -p lp-xt-inst --features objdiff --bin objdiff -- obj/fp_subset.elf Every instruction must MATCH: `lp-xt-inst`'s disassembly of the bytes has to agree with `xtensa-esp32s3-elf-objdump`'s, mnemonic and operand values. As of -M6 P1 this reports **134 / 134 matched, 0 mismatches, 0 unsupported**. +M6 P7 (after adding `mksadj.s`, missed at P1 — see +`docs/defects/2026-07-31-mksadj-missing-from-fp-subset.md`) this reports +**136 / 136 matched, 0 mismatches, 0 unsupported**. An instruction that is not in `fp_subset.S` is not covered by the mechanical oracle, whatever the unit tests say. When the subset grows, grow this file. diff --git a/lp-xt/fixtures/fp/fp_subset.S b/lp-xt/fixtures/fp/fp_subset.S index 888ac5eba..b36a51c45 100644 --- a/lp-xt/fixtures/fp/fp_subset.S +++ b/lp-xt/fixtures/fp/fp_subset.S @@ -49,6 +49,8 @@ fp_subset: nexp01.s f15, f14 mkdadj.s f0, f1 mkdadj.s f15, f14 + mksadj.s f0, f1 + mksadj.s f15, f14 addexp.s f0, f1 addexp.s f15, f14 addexpm.s f0, f1 diff --git a/lp-xt/lp-xt-emu/README.md b/lp-xt/lp-xt-emu/README.md index 07f68cf45..b9fbc1646 100644 --- a/lp-xt/lp-xt-emu/README.md +++ b/lp-xt/lp-xt-emu/README.md @@ -13,10 +13,17 @@ Scope is *core*: executors + memory + the window machinery, plus the (`CycleModel::InstructionCount` is the default), and full `InstLog` parity remain out of scope. -The **FPU is in scope as of M6** and partially built — see -[Floating point](#floating-point). **None of its numeric behavior is proven -against silicon until the M6 P6 hardware campaign runs.** Do not trust an FP -result out of this emulator before then. +The **FPU is in scope as of M6** — see [Floating point](#floating-point). +**Its numeric behavior is proven equal to real ESP32-S3 silicon**: the M6 +hardware conformance campaign diffed 5 630 committed-first predictions +against a full device sweep and closed every divergence, then extracted the +three implementation-defined estimate ROMs exhaustively (~503M points) and +transcribed the toolchain's real divide/sqrt sequences end to end. Result: +**zero divergence, result bits and FSR both**, replayed with no board +attached by `tests/fp_silicon_replay.rs`, forever. The behavior contract — +what is measured, what is still open, and by which vector family each row is +proven — is `docs/adr/2026-07-31-xtensa-fp-behavior-contract.md`. Trust the +ADR, not this paragraph, if the two ever disagree. ## Architecture @@ -178,16 +185,28 @@ deliberate: a plausible default is indistinguishable from knowledge once it is in the code, and an emulator that is 99% right and silently confident about the rest is the exact failure M6 exists to prevent. -Seven of the seventeen fields are resolved, and the citation says how: -**`fsr_sticky`** from the 2026-07-31 desk session, and six — `madd_fused`, -`conversion_scale`, `float_to_int_out_of_range`, `float_to_int_nan`, -`utrunc_negative`, `snan_compare_signals` — from the Xtensa ISA Reference -Manual, each citing the instruction page that states it. The distinction -matters: a manual reading is still falsifiable by the P6 campaign, a silicon -measurement *is* the campaign. The other ten are the row list of the M6 -FP-contract ADR's §4. A non-default `FCR.RM` is likewise **refused**, not -ignored (D6) — its encoding is architectural (`cpu::FCR_RM_*`, ISA RM Table -4-47), but whether this silicon honors it is still F1's measurement. +**All seventeen fields are resolved** — the P6 campaign closed the last of +them. Provenance splits two ways: four are manual-sourced (`madd_fused`, +`conversion_scale`, `float_to_int_out_of_range`, `float_to_int_nan`), each +citing the ISA Reference Manual page that states it and silicon-confirmed +during the campaign; thirteen are silicon-sourced. Three fields +(`utrunc_negative`, `fsr_flag_bits`, `snan_compare_signals`) carry a citation +that says `FALSIFIED`, backing the ADR's two headline findings: in-range +negatives wrap like the signed conversion, not the RM's `0x80000000` +sentinel; and §4.3.11.4's "implementations raise no FSR flags" is false on +this silicon, including its signaling-predicate corollary (`olt.s`/`ole.s` +raise INVALID on quiet NaNs too). The distinction still matters even with +nothing left `Unknown`: a manual reading was always falsifiable, and a +silicon measurement is what falsified these +(`settled_rows_declare_manual_or_silicon_provenance` pins the manual/silicon +split, and the falsified set, so neither can drift). The full row list, each +with its proving vector family, is the M6 FP-contract ADR's §4 +(`docs/adr/2026-07-31-xtensa-fp-behavior-contract.md`). A non-default +`FCR.RM` is **implemented** for `add.s`/`sub.s`/`mul.s` (measured: all three +directed modes match IEEE-754 directed rounding bit-for-bit) and **refused** +everywhere else, per D6 — its encoding is architectural (`cpu::FCR_RM_*`, ISA +RM Table 4-47), and the refusal for the unmeasured surface stays loud on +purpose (ADR §6). The `FSR` flag *layout* is architectural too (`cpu::FSR_*`, Table 4-48), and it explains the P1 measurement: the `0x400` read back after that sweep is @@ -216,11 +235,13 @@ executing nothing". **An `UNKNOWN:` row is not a failure.** It is a question addressed to silicon, naming the policy field that closes it, and the set is *derived* — the harness catches the policy panic and reads the field name out of it, so it -cannot drift from what the executors actually need. Today: **3886 of 5630 rows -UNKNOWN (69.0%)**, and the test asserts the count is not zero, because zero -before the campaign would mean the policy layer had quietly acquired defaults. -Each corpus file's header breaks its own count down by the field that closes it, -so P6 can triage one field at a time rather than face a single number. +cannot drift from what the executors actually need. Before the campaign this +corpus ran 3 886 of 5 630 rows UNKNOWN (69.0%); **after P6 the guard flipped +direction**: the test now asserts the count is **zero**, because every policy +field is measured and an `UNKNOWN` reappearing means one lost its measurement +without the campaign being re-run — exactly as bad as a silent default would +have been before. Each corpus file's header still breaks its own row count +down by family, from when P6 needed to triage one field at a time. To regenerate after a generator or executor change: @@ -232,7 +253,28 @@ UPDATE_FP_GOLDENS=1 cargo test -p lp-xt-emu --test fp_conformance tautology that passes forever, and it is already the repo's stated rule (`lpvm-native/src/xt_corpus.rs`). -### `src/fp_capture.rs` — the campaign's diff tool +### `tests/fp_silicon_replay.rs` — the campaign, replayed with no board + +```bash +cargo test -p lp-xt-emu --test fp_silicon_replay +``` + +The other half of "no board, forever": where `fp_conformance.rs` checks the +emulator against *committed predictions*, this checks the emulator against +the *committed silicon transcripts* under `tests/fixtures/fp/captures/` +(`tables.txt`, `helpers.txt`, `families.txt` — verbatim `[FPCONF]` output from +the 2026-07-31 desk session). It re-derives the estimate-ROM boundary sweep, +replays every helper probe, and re-runs the full 5 630-vector family diff — +all against the same numbers the desk session actually produced, without a +board attached. This is what makes "the emulator is trusted" a claim CI +enforces rather than a claim that ages: any change that moves the emulator +off measured silicon behavior fails this test immediately, on every commit. +The campaign's negative control — a deliberately corrupted row (a result byte +forced to `0xdeadbeef`) surfacing as exactly one `DIVERGE` and nothing else — +lives as a fixture in `src/fp_capture.rs`'s own tests, proving the comparison +can fail before trusting that it doesn't. + +### `src/fp_capture.rs` — the campaign's diff tool, and the re-run path ```bash just fwtest-xt-fp-esp32s3 /dev/cu.usbmodemXXXX signed_zero 50 # capture diff --git a/lp-xt/lp-xt-emu/src/executor/float_math.rs b/lp-xt/lp-xt-emu/src/executor/float_math.rs index 5a4ba1dee..08dd021ec 100644 --- a/lp-xt/lp-xt-emu/src/executor/float_math.rs +++ b/lp-xt/lp-xt-emu/src/executor/float_math.rs @@ -1,68 +1,62 @@ //! Everything that computes a float value: arithmetic, compares, conversions, //! the conditional moves, and the divide/sqrt helper family. //! -//! # What is fixed and what is policy +//! # What is fixed and what is measured //! //! IEEE-754 binary32 under round-to-nearest-even fixes the *value* of `add.s`, -//! `sub.s`, and `mul.s` for every pair of operands that is normal, finite, and -//! non-zero, and Rust's `f32` is exactly that arithmetic — so for that part of -//! the space this module is a thin wrapper over `f32` and is bit-exact by -//! construction. IEEE also fixes the seven compare predicates completely, -//! including their unordered cases, and makes `abs.s`/`neg.s` sign-bit -//! operations that never touch a payload. +//! `sub.s`, and `mul.s` for finite operands, and Rust's `f32` is exactly that +//! arithmetic — including subnormals, because the M6 P6 campaign measured that +//! **this FPU does not flush denormals in either direction** (family F3: every +//! one of 350 rows is consistent with full IEEE subnormal arithmetic, and the +//! 80 rows that could distinguish flushing from IEEE all came back IEEE). //! -//! Everything else goes through [`crate::fp_policy::FpPolicy`]: **which** NaN -//! propagates, which NaN gets generated, whether denormals flush at the input or -//! at the output, whether `madd.s` rounds once or twice, what a conversion does -//! outside range or on a NaN, how `round.s` breaks a tie, what `const.s` -//! produces, and what the estimate instructions return. Those fields are -//! [`crate::fp_policy::Unknown`] today and **reading one panics**. An unmeasured -//! corner is a question for silicon, not a default to assume: an emulator that -//! picked a plausible answer for each of them would look identical, pass its -//! tests, and silently mislead M7, M8, and M9. +//! Everything IEEE leaves open was measured on the desk S3 (2026-07-31, +//! chip `d8:3b:da:47:29:70`) and is cited field by field in +//! [`crate::fp_policy::FpPolicy`]: //! -//! # Divide and square root -//! -//! There is no divide instruction and no sqrt instruction. Both are code -//! sequences over `div0.s`, `nexp01.s`, `const.s`, `maddn.s`, `mkdadj.s`, -//! `divn.s`, `recip0.s`, `rsqrt0.s`, `sqrt0.s` — all nine of which exist on the -//! S3 (M6 P1, measured; escalation A1 retired). Two different problems: +//! - **NaNs propagate last-operand-quieted** (family F2): the result is the +//! *last* NaN operand in `(fs, ft)` order with the quiet bit forced and the +//! payload preserved; a NaN generated from non-NaN operands is `0x7FC00000`. +//! - **`FCR.RM` is honored** (family F1: 556 of 648 operand groups produce +//! mode-dependent results, and all 1944 directed-mode rows match IEEE-754 +//! directed rounding bit for bit). The emulator therefore implements the +//! three directed modes for `add.s`/`sub.s`/`mul.s` — the measured surface — +//! and *refuses* a non-default mode for every other operation, where no +//! measurement exists. +//! - **`round.s` breaks ties to even** (family F6). +//! - **`utrunc.s` of an in-range negative wraps like the signed conversion** +//! (family F6, 16 DIVERGE rows) — falsifying the ISA RM's `0x80000000` +//! claim, which silicon only honors below `i32::MIN`. +//! - **FSR flags are real** (falsifying ISA RM §4.3.11.4): INEXACT on any +//! rounded result, UNDERFLOW on tiny-and-inexact, OVERFLOW alongside +//! INEXACT, INVALID on signalling-NaN operands, NaN generation, invalid +//! conversions — and on quiet NaNs through `olt.s`/`ole.s` only, exactly +//! IEEE's signaling-predicate rule. //! -//! - `recip0.s`, `rsqrt0.s`, `sqrt0.s`, `div0.s` return **implementation-defined -//! estimates from a lookup ROM**. No document yields their contents. They sit -//! behind [`crate::fp_policy::EstimateTables`], which P6 extracts -//! exhaustively so they become exact *by construction*. There is deliberately -//! no polynomial placeholder: an approximation that came close would pass -//! casual tests while hiding that the real table was never captured. -//! - `nexp01.s`, `mkdadj.s`, `addexp.s`, `addexpm.s`, `maddn.s`, `divn.s` were -//! assumed to be *architecturally* defined. M6 P5 read the ISA Reference -//! Manual and found that they are not in it: its Table 4-46 (p. 67-68) -//! enumerates the Floating-Point Coprocessor Option's instructions and the -//! whole helper family is absent, as are the four estimates and `const.s`. -//! They stay [`crate::fp_policy::DivideStepSemantics`] — a P6 measurement, not -//! a document lookup — and they fail loudly meanwhile. -//! -//! # Rounding mode +//! # Divide and square root //! -//! `docs/design/float.md` §2 makes round-to-nearest-even the only mode shader -//! code ever runs under, and P1 measured `FCR = 0` at reset. So a non-default -//! `FCR.RM` is **refused loudly** rather than silently ignored (D6); whether -//! silicon even honors the field is -//! [`crate::fp_policy::FpPolicy::fcr_rounding_honored`], and G2 decides whether -//! to implement the other three modes. The field's *encoding* is architectural -//! and lives in `cpu.rs` as `FCR_RM_*`. +//! There is no divide or sqrt instruction; both are the toolchain's code +//! sequences over the helper family, whose semantics are measured (not +//! documented anywhere) and live in [`crate::fp_rom`]. `maddn.s` measured +//! bit-identical to `madd.s` on all 1536 probe points at RNE, but sets **no** +//! FSR flags; `divn.s` performs the sequence's final correctly-rounded step +//! and is modeled as the fused accumulate — exact on the sequence envelope, +//! with its off-envelope behavior recorded in the campaign record rather than +//! guessed at. //! //! # Provenance //! -//! Semantics come from IEEE-754 and from the Xtensa ISA Reference Manual, cited -//! by section and page at each use. No manual text is reproduced, and no QEMU, -//! binutils, or GCC source was read or adapted. +//! IEEE-754, the Xtensa ISA Reference Manual (cited by page where used), and +//! the M6 P6 silicon captures under `tests/fixtures/fp/captures/`. No manual +//! text is reproduced, and no QEMU, binutils, or GCC source was read. use lp_xt_inst::{FpCmpOp, FpMovArOp, FpMovBrOp, FpRrOp, FpRrrOp, FpToIntOp, Inst, IntToFpOp}; +use crate::cpu::{FSR_INEXACT, FSR_INVALID, FSR_OVERFLOW, FSR_UNDERFLOW}; use crate::emu::{Emulator, Flow}; use crate::error::Trap; -use crate::fp_policy::{NanRule, OutOfRangeRule, ScaleRule, TiesRule}; +use crate::fp_policy::{NanRule, OutOfRangeRule, TiesRule, UtruncNegativeRule}; +use crate::fp_rom; use crate::trace::Tracer; /// The binary32 sign bit. @@ -78,12 +72,15 @@ fn is_nan(bits: u32) -> bool { bits & EXP == EXP && bits & FRAC != 0 } -/// A non-zero subnormal: exponent zero, significand non-zero. +/// A signalling NaN: NaN with the quiet bit clear. #[inline] -fn is_subnormal(bits: u32) -> bool { - bits & EXP == 0 && bits & FRAC != 0 +fn is_snan(bits: u32) -> bool { + is_nan(bits) && bits & 0x0040_0000 == 0 } +/// The result of one arithmetic step: the bits, plus the FSR flags it raised. +type FpOut = (u32, u32); + impl Emulator { pub(super) fn exec_float_math( &mut self, @@ -91,63 +88,64 @@ impl Emulator { tracer: &mut dyn Tracer, ) -> Result { self.require_fpu()?; - self.refuse_non_default_rounding(); match *inst { Inst::FpRrr(op, fr, fs, ft) => { let (a, b) = (self.rfreg(fs.num()), self.rfreg(ft.num())); - let out = match op { - FpRrrOp::AddS => self.fp_binop(a, b, |x, y| x + y), - FpRrrOp::SubS => self.fp_binop(a, b, |x, y| x - y), - FpRrrOp::MulS => self.fp_binop(a, b, |x, y| x * y), + let (out, fsr) = match op { + FpRrrOp::AddS => self.fp_binop(a, b, false, |x, y| x + y), + FpRrrOp::SubS => self.fp_binop(a, b, true, |x, y| x - y), + FpRrrOp::MulS => self.fp_mul(a, b), // madd/msub accumulate INTO fr, so it is a third operand. - FpRrrOp::MaddS => self.fp_madd(self.rfreg(fr.num()), a, b, false), - FpRrrOp::MsubS => self.fp_madd(self.rfreg(fr.num()), a, b, true), - // Divide-sequence steps: architecturally defined, not - // sourced here. Fails loudly rather than approximating. + FpRrrOp::MaddS => self.fp_madd(self.rfreg(fr.num()), a, b, false, true), + FpRrrOp::MsubS => self.fp_madd(self.rfreg(fr.num()), a, b, true, true), + // The Newton-step accumulate: measured bit-identical to + // madd.s on all 1536 probe points, but flag-silent. FpRrrOp::MaddnS => { - divide_step("maddn.s", self.fp_policy.divide_step_helpers.get()) + let (v, _) = self.fp_madd(self.rfreg(fr.num()), a, b, false, false); + (v, 0) } + // The sequences' final correctly-rounded step, which also + // reassembles mkdadj/mksadj's split exponent encoding. + // Fully measured semantics — see fp_rom::divn. FpRrrOp::DivnS => { - divide_step("divn.s", self.fp_policy.divide_step_helpers.get()) + self.require_rne("divn.s"); + fp_rom::divn(self.rfreg(fr.num()), a, b) } }; + self.cpu.or_fsr(fsr); self.wfreg(fr.num(), out, tracer); } Inst::FpRr(op, fr, fs) => { let a = self.rfreg(fs.num()); - let out = match op { + let (out, fsr) = match op { // Sign-bit operations, not `f32::abs()` / `-x`: they must // not canonicalize a NaN and must give the right signed // zero. `float.md` §3 makes both Guaranteed. - FpRrOp::AbsS => a & !SIGN, - FpRrOp::NegS => a ^ SIGN, - // Implementation-defined lookup ROMs (D5). - FpRrOp::Recip0S => estimate("recip0.s", self.fp_policy.estimates.get()), - FpRrOp::Sqrt0S => estimate("sqrt0.s", self.fp_policy.estimates.get()), - FpRrOp::Rsqrt0S => estimate("rsqrt0.s", self.fp_policy.estimates.get()), - FpRrOp::Div0S => estimate("div0.s", self.fp_policy.estimates.get()), - FpRrOp::Nexp01S => { - divide_step("nexp01.s", self.fp_policy.divide_step_helpers.get()) - } - FpRrOp::MkdadjS => { - divide_step("mkdadj.s", self.fp_policy.divide_step_helpers.get()) - } - FpRrOp::AddexpS => { - divide_step("addexp.s", self.fp_policy.divide_step_helpers.get()) - } - FpRrOp::AddexpmS => { - divide_step("addexpm.s", self.fp_policy.divide_step_helpers.get()) - } + FpRrOp::AbsS => (a & !SIGN, 0), + FpRrOp::NegS => (a ^ SIGN, 0), + // The measured estimate ROMs and helper semantics (D5). + FpRrOp::Recip0S => fp_rom::recip0(a), + FpRrOp::Sqrt0S => fp_rom::sqrt0(a), + FpRrOp::Rsqrt0S => fp_rom::rsqrt0(a), + FpRrOp::Div0S => fp_rom::div0(a), + FpRrOp::Nexp01S => (fp_rom::nexp01(a), 0), + FpRrOp::MksadjS => fp_rom::mksadj(a), + // mkdadj.s reads its destination too: fr holds the + // divide sequence's denominator, fs the numerator. + FpRrOp::MkdadjS => fp_rom::mkdadj(self.rfreg(fr.num()), a), + FpRrOp::AddexpS => (fp_rom::addexp(self.rfreg(fr.num()), a), 0), + FpRrOp::AddexpmS => (fp_rom::addexpm(self.rfreg(fr.num()), a), 0), // `mov.s` is data movement and lives in `float.rs`. FpRrOp::MovS => unreachable!("mov.s is handled by exec_float"), }; + self.cpu.or_fsr(fsr); self.wfreg(fr.num(), out, tracer); } - // Sixteen architecturally-defined constants that this environment - // cannot source. Sixteen vectors settle it. + // Sixteen architecturally-defined constants; measured, the table + // is `[0.0, 1.0, 2.0, 0.5]` selected by `imm & 3`. Inst::ConstS(fr, imm) => { let table = self.fp_policy.const_s_table.get(); let out = table[usize::from(imm) & 0xf]; @@ -178,10 +176,14 @@ impl Emulator { } } - // Compares write a BOOLEAN register, never an AR. + // Compares write a BOOLEAN register, never an AR. IEEE fixes every + // predicate; the flags are measured: a signalling NaN raises + // INVALID on every compare, and `olt.s`/`ole.s` raise it on quiet + // NaNs too — IEEE's signaling-predicate rule, on real silicon, + // falsifying the ISA RM's "no signalling NaN support" claim. Inst::FpCmp(op, br, fs, ft) => { - let a = self.fp_input(self.rfreg(fs.num())); - let b = self.fp_input(self.rfreg(ft.num())); + let a = self.rfreg(fs.num()); + let b = self.rfreg(ft.num()); let (x, y) = (f32::from_bits(a), f32::from_bits(b)); let unordered = x.is_nan() || y.is_nan(); let r = match op { @@ -193,23 +195,41 @@ impl Emulator { FpCmpOp::OleS => !unordered && x <= y, FpCmpOp::UleS => unordered || x <= y, }; + let signaling = matches!(op, FpCmpOp::OltS | FpCmpOp::OleS); + if is_snan(a) || is_snan(b) || (signaling && unordered) { + let snan = self.fp_policy.snan_compare_signals.get(); + debug_assert!(*snan, "measured: compares raise INVALID"); + self.cpu.or_fsr(FSR_INVALID); + } self.wbreg(br.num(), r, tracer); } Inst::FpToInt(op, ar, fs, imm) => { - let bits = self.fp_input(self.rfreg(fs.num())); - let out = self.fp_to_int(op, bits, imm); + let bits = self.rfreg(fs.num()); + let (out, fsr) = self.fp_to_int(op, bits, imm); + self.cpu.or_fsr(fsr); self.wreg(ar.num(), out, tracer); } Inst::IntToFp(op, fr, ars, imm) => { + self.require_rne("float.s/ufloat.s"); let v = self.rreg(ars.num()); - let x = match op { - IntToFpOp::FloatS => v as i32 as f32, - IntToFpOp::UfloatS => v as f32, + let x64 = match op { + IntToFpOp::FloatS => f64::from(v as i32), + IntToFpOp::UfloatS => f64::from(v), }; - let scaled = self.apply_scale(x, imm, true); - let out = self.fp_result(scaled.to_bits()); + // The scale divides by an exact power of two, and f64 holds + // any i32/u32 and the scaled value exactly — so converting + // the exact f64 rounds exactly once, and exactness of the + // whole conversion is a plain comparison. + let scaled64 = x64 / f64::from(self.scale_factor(imm)); + let out = (scaled64 as f32).to_bits(); + let fsr = if f64::from(f32::from_bits(out)) == scaled64 { + 0 + } else { + FSR_INEXACT + }; + self.cpu.or_fsr(fsr); self.wfreg(fr.num(), out, tracer); } @@ -218,199 +238,393 @@ impl Emulator { Ok(Flow::Next) } - /// `float.md` §2: round-to-nearest-even, always; shader code never touches - /// `FCR`. A non-default `FCR.RM` is refused rather than quietly ignored, - /// because silently pretending RNE is exactly how a rounding-mode bug - /// reaches a board (D6). - /// - /// The test is on the `RM` field (ISA RM Table 4-47, p. 69-70) and not on - /// the whole register: the other bits are exception *enables*, and refusing - /// a rounding change that never happened would be its own kind of wrong. - /// - /// Refusal is spelled as a read of `fcr_rounding_honored`, which is - /// unresolved and therefore panics with the field's name. That is not a - /// dodge: whether this silicon honors the field *at all* is genuinely a - /// measurement (family F1 replays the tie set under all four modes), and - /// routing the refusal through the policy means the corpus records those - /// rows as `UNKNOWN` naming the right field instead of as an assertion - /// failure with no home. - /// - /// # Panics - /// If `FCR.RM` is not [`crate::cpu::FCR_RM_NEAREST`]. - fn refuse_non_default_rounding(&self) { - if self.cpu.fcr_rounding_mode() != crate::cpu::FCR_RM_NEAREST { - self.fp_policy.fcr_rounding_honored.get(); + /// Refuse a non-default rounding mode for the operations the campaign did + /// not measure under one. `FCR.RM` is honored on this silicon + /// (`fcr_rounding_honored`, family F1) and implemented for + /// `add.s`/`sub.s`/`mul.s`; every other operation was measured at RNE + /// only, and an unmeasured corner is a refusal, not a default (D6). + fn require_rne(&self, what: &str) { + let rm = self.cpu.fcr_rounding_mode(); + if rm != crate::cpu::FCR_RM_NEAREST { + panic!( + "{what} under FCR.RM={rm} is unmeasured: the F1 campaign measured \ + directed rounding for add.s/sub.s/mul.s only. Measure before modeling." + ); } } - /// Apply the input-denormal policy to an operand. - fn fp_input(&self, bits: u32) -> u32 { - if is_subnormal(bits) && *self.fp_policy.flush_input_denormals.get() { - bits & SIGN - } else { - bits + /// Which NaN survives, when at least one operand is one. Measured (F2): + /// the **last** NaN operand, quieted, payload preserved. + fn fp_nan_out(&self, operands: &[u32]) -> u32 { + match *self.fp_policy.nan_propagation.get() { + NanRule::LastOperandQuieted => { + let nan = operands + .iter() + .rev() + .copied() + .find(|b| is_nan(*b)) + .expect("called only when an operand is NaN"); + nan | 0x0040_0000 + } + NanRule::FirstOperandQuieted => { + let nan = operands + .iter() + .copied() + .find(|b| is_nan(*b)) + .expect("called only when an operand is NaN"); + nan | 0x0040_0000 + } + NanRule::Canonicalize => *self.fp_policy.default_generated_nan.get(), } } - /// Apply the output-denormal and generated-NaN policies to a result. - fn fp_result(&self, bits: u32) -> u32 { - if is_nan(bits) { - return *self.fp_policy.default_generated_nan.get(); + /// Flags for a rounded arithmetic result: INEXACT when the f32 result is + /// not the exact value, UNDERFLOW when it is also tiny (after rounding), + /// OVERFLOW when it saturated to infinity. `exact` is the mathematically + /// exact value as `(f64 head, residual-is-nonzero)`. + fn round_flags(result: u32, head: f64, residual: bool) -> u32 { + let r = f32::from_bits(result); + let inexact = residual || f64::from(r) != head; + if !inexact { + return 0; } - if is_subnormal(bits) && *self.fp_policy.flush_output_denormals.get() { - return bits & SIGN; + let mut fsr = FSR_INEXACT; + if r.is_infinite() { + fsr |= FSR_OVERFLOW; + } else if r == 0.0 || r.is_subnormal() { + fsr |= FSR_UNDERFLOW; } - bits + fsr } - /// Which NaN survives, when at least one operand is one. - fn fp_nan_out(&self, operands: &[u32]) -> u32 { - match *self.fp_policy.nan_propagation.get() { - NanRule::PropagateFirstOperand => operands - .iter() - .copied() - .find(|b| is_nan(*b)) - .expect("called only when an operand is NaN"), - NanRule::PropagateSecondOperand => operands - .iter() - .rev() - .copied() - .find(|b| is_nan(*b)) - .expect("called only when an operand is NaN"), - NanRule::Canonicalize => *self.fp_policy.default_generated_nan.get(), + /// `add.s` / `sub.s`: IEEE-fixed at RNE (including subnormals — measured, + /// no flush), IEEE directed rounding under a non-default `FCR.RM` + /// (measured, F1). + fn fp_binop(&self, a: u32, b: u32, negate_b: bool, f: impl Fn(f32, f32) -> f32) -> FpOut { + if is_nan(a) || is_nan(b) { + let fsr = if is_snan(a) || is_snan(b) { + FSR_INVALID + } else { + 0 + }; + return (self.fp_nan_out(&[a, b]), fsr); + } + let (x, y) = (f32::from_bits(a), f32::from_bits(b)); + let yy = if negate_b { -y } else { y }; + // Infinite operands: the result is exact (an infinity) in every + // rounding mode, or a generated NaN (inf - inf). + if x.is_infinite() || yy.is_infinite() { + let r = x + yy; + if r.is_nan() { + return (*self.fp_policy.default_generated_nan.get(), FSR_INVALID); + } + return (r.to_bits(), 0); } + // Exact sum: f64 head + Knuth two-sum residual (exact algebra). + let (head, residual) = two_sum(f64::from(x), f64::from(yy)); + let rm = self.cpu.fcr_rounding_mode(); + let out = if rm == crate::cpu::FCR_RM_NEAREST { + f(x, y).to_bits() + } else { + debug_assert!(*self.fp_policy.fcr_rounding_honored.get()); + round_f64_residual_to_f32(head, residual_dir(residual), rm) + }; + (out, Self::round_flags(out, head, residual != 0.0)) } - /// `add.s` / `sub.s` / `mul.s`: IEEE-fixed for normal finite operands, and - /// policy everywhere else. - fn fp_binop(&self, a: u32, b: u32, f: impl Fn(f32, f32) -> f32) -> u32 { - let (a, b) = (self.fp_input(a), self.fp_input(b)); + /// `mul.s`: the product of two f32s is exact in f64, so both the directed + /// rounding and the exactness test work from the exact value. + fn fp_mul(&self, a: u32, b: u32) -> FpOut { if is_nan(a) || is_nan(b) { - return self.fp_nan_out(&[a, b]); + let fsr = if is_snan(a) || is_snan(b) { + FSR_INVALID + } else { + 0 + }; + return (self.fp_nan_out(&[a, b]), fsr); + } + let (x, y) = (f32::from_bits(a), f32::from_bits(b)); + if x.is_infinite() || y.is_infinite() { + let r = x * y; + if r.is_nan() { + // inf * 0: a generated NaN. + return (*self.fp_policy.default_generated_nan.get(), FSR_INVALID); + } + return (r.to_bits(), 0); } - self.fp_result(f(f32::from_bits(a), f32::from_bits(b)).to_bits()) + let p = f64::from(x) * f64::from(y); // exact: 24+24 <= 53 bits + let rm = self.cpu.fcr_rounding_mode(); + let out = if rm == crate::cpu::FCR_RM_NEAREST { + (x * y).to_bits() + } else { + debug_assert!(*self.fp_policy.fcr_rounding_honored.get()); + round_f64_residual_to_f32(p, 0, rm) + }; + (out, Self::round_flags(out, p, false)) } - /// `madd.s` (`acc + x*y`) and `msub.s` (`acc - x*y`). Whether that is one - /// rounding or two is `madd_fused` — both are one line, and the point is - /// not to choose between them by guessing. - fn fp_madd(&self, acc: u32, x: u32, y: u32, subtract: bool) -> u32 { - let (acc, x, y) = (self.fp_input(acc), self.fp_input(x), self.fp_input(y)); + /// `madd.s` (`acc + x*y`) and `msub.s` (`acc - x*y`): fused, one rounding + /// (ISA RM p. 406, confirmed on silicon by the F2/probe detector rows). + /// `flags` distinguishes `madd.s` (full flags) from `maddn.s` (silent). + fn fp_madd(&self, acc: u32, x: u32, y: u32, subtract: bool, flags: bool) -> FpOut { + self.require_rne(if flags { + "madd.s/msub.s" + } else { + "maddn.s/divn.s" + }); if is_nan(acc) || is_nan(x) || is_nan(y) { - return self.fp_nan_out(&[acc, x, y]); + // INVALID for a signalling operand — or for a 0 * inf product, + // which silicon flags even while a quiet NaN accumulator + // propagates (measured: madd.s(qNaN, -0, +inf) reads FSR 0x800). + let zero_times_inf = + (x & !0x8000_0000 == 0 && y & 0x7F80_0000 == 0x7F80_0000 && y & 0x007F_FFFF == 0) + || (y & !0x8000_0000 == 0 + && x & 0x7F80_0000 == 0x7F80_0000 + && x & 0x007F_FFFF == 0); + let fsr = if flags && (is_snan(acc) || is_snan(x) || is_snan(y) || zero_times_inf) { + FSR_INVALID + } else { + 0 + }; + // Operand priority, measured: the ACCUMULATOR (fr) beats ft, + // which beats fs. F2 pins ft > fs (acc staged non-NaN there); + // the accumulator's precedence is pinned by the qNaN/qNaN divide + // sequence, whose maddn chain only reproduces silicon's +NaN + // answer under acc-first. Encoded as "last NaN in (fs, ft, fr) + // order" for the shared rule. + return (self.fp_nan_out(&[x, y, acc]), fsr); } let (a, mut p, q) = (f32::from_bits(acc), f32::from_bits(x), f32::from_bits(y)); if subtract { p = -p; } - let r = if *self.fp_policy.madd_fused.get() { - p.mul_add(q, a) + debug_assert!(*self.fp_policy.madd_fused.get()); + let r = p.mul_add(q, a); + if r.is_nan() { + // inf*0 + acc, or inf - inf against the accumulator. + let fsr = if flags { FSR_INVALID } else { 0 }; + return (*self.fp_policy.default_generated_nan.get(), fsr); + } + if a.is_infinite() || p.is_infinite() || q.is_infinite() { + // An exact infinity, in every rounding mode. + return (r.to_bits(), 0); + } + // Exact value: the f64 product is exact; two-sum against the addend + // captures the exact tail. + let (head, residual) = two_sum(f64::from(p) * f64::from(q), f64::from(a)); + let fsr = if flags { + Self::round_flags(r.to_bits(), head, residual != 0.0) } else { - (p * q) + a + 0 }; - self.fp_result(r.to_bits()) + (r.to_bits(), fsr) } - /// The conversion instructions' 0..=15 scale immediate. - /// - /// `to_float` selects the direction: `float.s`/`ufloat.s` scale *down* after - /// converting, `trunc.s` and friends scale *up* before. Which association is - /// which is `conversion_scale`, resolved from the ISA RM (`FLOAT.S` p. 346 - /// scales the converted integer by 2^-t, `TRUNC.S` p. 548 scales the float - /// by 2^+t before converting). Only consulted for `imm != 0` — M7 emits - /// `imm = 0`, where the question does not arise. - fn apply_scale(&self, x: f32, imm: u8, to_float: bool) -> f32 { + /// `2^imm` as an f32 — exact for `imm <= 15`. + fn scale_factor(&self, imm: u8) -> f32 { if imm == 0 { - return x; + return 1.0; } - let up = match *self.fp_policy.conversion_scale.get() { - ScaleRule::FractionalBits => !to_float, - ScaleRule::Inverted => to_float, - }; - let factor = f32::from_bits(((127i32 + i32::from(imm)) as u32) << 23); - // A single-precision multiply, matching the manual's `×s pows(2.0,±t)`. - // `2^-imm` is exact for imm <= 15, so the down direction is spelled as a - // divide by the same factor rather than a second constant. - if up { x * factor } else { x / factor } + // Only consulted for imm != 0; the rule is manual-sourced and + // silicon-confirmed (FractionalBits). + let _ = self.fp_policy.conversion_scale.get(); + f32::from_bits((127u32 + u32::from(imm)) << 23) } /// `trunc.s` / `utrunc.s` / `round.s` / `floor.s` / `ceil.s`. /// - /// The out-of-range and NaN answers are per-instruction facts stated on each - /// instruction's own manual page — `TRUNC.S` p. 548, `ROUND.S` p. 497, - /// `FLOOR.S` p. 347, `CEIL.S` p. 311, `UTRUNC.S` p. 555 — and the unsigned - /// form is not simply the signed one with different limits: it answers - /// `0xffff_ffff` for NaN and `0x8000_0000` for anything negative. - fn fp_to_int(&self, op: FpToIntOp, bits: u32, imm: u8) -> u32 { + /// Boundaries per the ISA RM's per-instruction pages, confirmed on + /// silicon — except `utrunc.s` on in-range negatives, where silicon + /// **falsified** the manual: the result wraps like the signed conversion + /// (16 DIVERGE rows, family F6), saturating only below `i32::MIN`. + /// Flags measured: INVALID for NaN / out-of-range / negative `utrunc.s` + /// wraps (suppressing INEXACT); INEXACT alone when rounding dropped bits. + fn fp_to_int(&self, op: FpToIntOp, bits: u32, imm: u8) -> FpOut { + self.require_rne("the float->int conversions"); let x = f32::from_bits(bits); let unsigned = matches!(op, FpToIntOp::UtruncS); if x.is_nan() { - // `float.md` §5 leaves this unspecified at the *product* level, - // which is precisely why the target's answer has to be recorded. - return if unsigned { + let v = if unsigned { U32_SATURATE_MAX } else { *self.fp_policy.float_to_int_nan.get() }; + return (v, FSR_INVALID); } - let x = self.apply_scale(x, imm, false); + // Scale in f64: exact for every f32 times 2^0..=15. + let v = f64::from(x) * f64::from(self.scale_factor(imm)); + + let rounded: f64 = match op { + FpToIntOp::TruncS | FpToIntOp::UtruncS => v.trunc(), + FpToIntOp::FloorS => v.floor(), + FpToIntOp::CeilS => v.ceil(), + FpToIntOp::RoundS => { + // Measured (family F6): ties to even. + match *self.fp_policy.round_s_ties.get() { + TiesRule::ToEven => round_ties_even_f64(v), + TiesRule::AwayFromZero => v.round(), + } + } + }; + let inexact = if rounded == v { 0 } else { FSR_INEXACT }; if unsigned { - // Tested on the value, before rounding toward zero: the manual says - // "negative numbers", and -0.5 is a negative number even though it - // truncates to -0.0. -0.0 itself is not negative and converts to 0. - if x < 0.0 { - return *self.fp_policy.utrunc_negative.get(); + if rounded >= 4_294_967_296.0 { + return (U32_SATURATE_MAX, FSR_INVALID); } - let r = x.trunc(); - // 0xffff_ffff is not representable in f32; the nearest above the - // largest in-range value is 2^32, so that is the real threshold. - if r >= 4_294_967_296.0 { - return out_of_range( - r, - *self.fp_policy.float_to_int_out_of_range.get(), - 0, - U32_SATURATE_MAX, - ); + if rounded >= 0.0 { + // Includes the in-range-negative-truncating-to-zero case + // (-0.5 -> 0), which is inexact but NOT invalid (measured). + return (rounded as u32, inexact); } - return r as u32; - } - - let r = match op { - FpToIntOp::TruncS | FpToIntOp::UtruncS => x.trunc(), - FpToIntOp::FloorS => x.floor(), - FpToIntOp::CeilS => x.ceil(), - FpToIntOp::RoundS => { - // A tie is an exact halfway case; only then does the tie-break - // rule matter, and only then is the policy read. The manual says - // ROUND.S rounds "toward the nearest" without naming a tie rule, - // so this one stays open for silicon. - if (x - x.floor()) == 0.5 { - match *self.fp_policy.round_s_ties.get() { - TiesRule::ToEven => round_ties_even(x), - TiesRule::AwayFromZero => x.round(), + // Negative: measured silicon behavior — wrap like the signed + // conversion, saturate below i32::MIN, INVALID either way. + match *self.fp_policy.utrunc_negative.get() { + UtruncNegativeRule::WrapLikeSignedSaturating => { + if rounded < -2_147_483_648.0 { + return (I32_SATURATE_MIN, FSR_INVALID); } - } else { - x.round() + return (rounded as i32 as u32, FSR_INVALID); } + UtruncNegativeRule::Sentinel(v) => return (v, FSR_INVALID), } - }; + } - // `i32::MAX` is not representable in f32 — the smallest f32 above it is - // 2^31 exactly — so the upper test is `>= 2^31`, and the saturation - // value is written as the integer constant rather than round-tripped - // through `i32::MAX as f32`, which lands on 2^31 and would answer - // 0x8000_0000 where the manual says 0x7fff_ffff. - if r >= 2_147_483_648.0 || r < -2_147_483_648.0 { - return out_of_range( - r, + if rounded >= 2_147_483_648.0 || rounded < -2_147_483_648.0 { + let v = out_of_range( + rounded, *self.fp_policy.float_to_int_out_of_range.get(), I32_SATURATE_MIN, I32_SATURATE_MAX, ); + return (v, FSR_INVALID); + } + (rounded as i32 as u32, inexact) + } +} + +/// Knuth two-sum: `a + b == head + err` exactly, for any two f64 values. +fn two_sum(a: f64, b: f64) -> (f64, f64) { + let s = a + b; + let bb = s - a; + let err = (a - (s - bb)) + (b - bb); + (s, err) +} + +fn residual_dir(err: f64) -> i32 { + if err > 0.0 { + 1 + } else if err < 0.0 { + -1 + } else { + 0 + } +} + +/// Round the exact value `head + tiny*dir` to f32 under a directed rounding +/// mode, where `head` is an f64 and `dir` marks an infinitesimal residual +/// (`|residual| < ulp64(head)/2`, so it only matters when `head` sits exactly +/// on a target grid point). +/// +/// The full range is implemented — subnormal results, overflow to the +/// largest finite (down-in-magnitude) or infinity (up-in-magnitude) — because +/// family F1's exponent spread reaches all of it and silicon matched IEEE +/// directed rounding on every one of the 1944 rows. +fn round_f64_residual_to_f32(head: f64, dir: i32, rm: u32) -> u32 { + assert!(head.is_finite(), "directed rounding of a non-finite head"); + let bits = head.to_bits(); + let sign = (bits >> 63) as u32; + let down_in_magnitude = match rm { + crate::cpu::FCR_RM_TOWARD_ZERO => true, + crate::cpu::FCR_RM_TOWARD_POS_INF => sign == 1, + crate::cpu::FCR_RM_TOWARD_NEG_INF => sign == 0, + _ => unreachable!("directed modes only"), + }; + // Residual direction in *magnitude* terms. + let mdir = if sign == 1 { -dir } else { dir }; + + if head == 0.0 { + // ±0, possibly with a residual pointing off zero. + if mdir > 0 && !down_in_magnitude { + return (sign << 31) | 1; // up to the smallest subnormal + } + return sign << 31; + } + + let e2 = ((bits >> 52) & 0x7FF) as i32 - 1023; + let m = (bits & 0xF_FFFF_FFFF_FFFF) | (1 << 52); + let e32 = e2 + 127; + + // How many mantissa bits fall below the target grid: 29 for a normal + // result, more as the result goes subnormal. + let drop = if e32 >= 1 { 29 } else { 29 + (1 - e32) }; + if e32 >= 255 || drop >= 64 { + return round_extreme(sign, e32 >= 255, down_in_magnitude, mdir); + } + let kept = (m >> drop) as u32; + let dropped = m & ((1u64 << drop) - 1); + let below = dropped == 0 && mdir < 0; + let above = dropped != 0 || mdir > 0; + + if e32 >= 1 { + let (mut sig, mut e32) = (kept, e32); + if down_in_magnitude { + if below { + sig -= 1; + if sig < (1 << 23) { + sig = (1 << 24) - 1; + e32 -= 1; + } + } + } else if above { + sig += 1; + if sig == (1 << 24) { + sig = 1 << 23; + e32 += 1; + } + } + if e32 >= 255 { + return round_extreme(sign, true, down_in_magnitude, mdir); + } + if e32 >= 1 { + return (sign << 31) | ((e32 as u32) << 23) | (sig & FRAC); + } + // Stepping down from the smallest normal lands on the largest + // subnormal. + return (sign << 31) | sig; + } + + // Subnormal grid: `kept` already is the raw subnormal significand, and + // `kept + 1` reaching 2^23 is exactly the smallest normal. + let mut sig = kept; + if down_in_magnitude { + if below { + sig -= 1; + } + } else if above { + sig += 1; + } + (sign << 31) | sig +} + +/// Overflow (`huge`) or total-underflow endpoints of directed rounding. +fn round_extreme(sign: u32, huge: bool, down_in_magnitude: bool, mdir: i32) -> u32 { + if huge { + if down_in_magnitude { + (sign << 31) | 0x7F7F_FFFF // largest finite + } else { + (sign << 31) | EXP // infinity + } + } else { + // A nonzero value entirely below the subnormal grid: truncation gives + // zero, rounding away from zero gives the smallest subnormal. + let _ = mdir; // the value itself is already strictly off zero + if down_in_magnitude { + sign << 31 + } else { + (sign << 31) | 1 } - r as i32 as u32 } } @@ -421,55 +635,18 @@ const I32_SATURATE_MAX: u32 = 0x7FFF_FFFF; /// `utrunc.s`'s positive-overflow and NaN answer (`32'hffffffff`). const U32_SATURATE_MAX: u32 = 0xFFFF_FFFF; -/// One of the non-estimate divide/sqrt helper steps, once its semantics exist. -/// -/// Reaching this means [`crate::fp_policy::FpPolicy::divide_step_helpers`] has -/// been *resolved* but nobody wrote the executors to go with it — which is the -/// other half of resolving it. Deliberately a loud panic naming the instruction -/// rather than a plausible formula: a formula that looked right here would pass -/// casual tests and hide that the semantics were never actually sourced. -fn divide_step(mnemonic: &'static str, semantics: &crate::fp_policy::DivideStepSemantics) -> ! { - panic!( - "`{mnemonic}` semantics are recorded as sourced from {}, but its \ - executor was never written. Resolving `divide_step_helpers` means \ - implementing the six helper steps in `executor/float_math.rs`, not \ - only recording that they are known.", - semantics.sourced_from - ) -} - -/// One of the four implementation-defined estimate instructions, once its table -/// exists. -/// -/// Same contract as [`divide_step`]: P6's extraction is not finished until the -/// lookup that consumes the table is written here. The table's *shape* is fixed -/// (an index over the leading significand bits, a per-op exponent rule, and a -/// parity-selected pair for `rsqrt0.s`); the index width and the exponent rule -/// are confirmed by sweeping, not assumed, so the lookup lands with the data. -fn estimate(mnemonic: &'static str, tables: &crate::fp_policy::EstimateTables) -> ! { - panic!( - "`{mnemonic}` has an extracted table ({} index bits) but no lookup. \ - The M6 P6 extraction is only complete when the exponent rule it \ - confirmed is implemented here alongside the data.", - tables.index_bits - ) -} - -/// Round half to even, spelled out rather than taken from a Rust intrinsic so -/// the tie-break is visible at the point the policy selects it. -fn round_ties_even(x: f32) -> f32 { +/// Round half to even on the scaled f64 value. +fn round_ties_even_f64(x: f64) -> f64 { let lo = x.floor(); - if lo as i64 % 2 == 0 { lo } else { lo + 1.0 } + if x - lo == 0.5 { + if (lo as i64) % 2 == 0 { lo } else { lo + 1.0 } + } else { + x.round() + } } /// Resolve a float→int conversion that cannot be represented. -/// -/// `Saturate` is what the ISA RM states per instruction and what -/// `docs/design/float.md` §3 makes the product's Guaranteed behavior. `Wrap` -/// stays modeled because P6 can still falsify the manual on silicon, and an -/// emulator that could not express the other answer would have no way to record -/// the finding. -fn out_of_range(r: f32, rule: OutOfRangeRule, min: u32, max: u32) -> u32 { +fn out_of_range(r: f64, rule: OutOfRangeRule, min: u32, max: u32) -> u32 { match rule { OutOfRangeRule::Saturate => { if r.is_sign_negative() { @@ -478,15 +655,7 @@ fn out_of_range(r: f32, rule: OutOfRangeRule, min: u32, max: u32) -> u32 { max } } - OutOfRangeRule::Wrap => { - assert!( - r.is_finite(), - "wrap semantics for an infinite float->int conversion are not \ - modeled — if P6 measures Wrap, it must also say what an \ - infinity produces" - ); - r as i64 as u32 - } + OutOfRangeRule::Wrap => r as i64 as u32, } } @@ -494,9 +663,8 @@ fn out_of_range(r: f32, rule: OutOfRangeRule, min: u32, max: u32) -> u32 { mod tests { use lp_xt_inst::{BReg, FReg, FpCmpOp, FpRrOp, FpRrrOp, Inst, Reg}; - use crate::cpu::CPENABLE_FPU; + use crate::cpu::{CPENABLE_FPU, FSR_INEXACT, FSR_INVALID, FSR_UNDERFLOW}; use crate::emu::Emulator; - use crate::fp_policy::parse_unresolved; use crate::trace::NoopTracer; fn armed() -> Emulator { @@ -510,26 +678,6 @@ mod tests { emu.execute(inst, 0x4000_0100, &mut t).expect("no trap"); } - /// Run `f`, returning the policy field name if it panicked on an unresolved - /// field. Any other panic is re-raised, so a real bug is still a real bug. - fn unresolved_field(f: impl FnOnce() + std::panic::UnwindSafe) -> Option { - crate::fp_policy::suppress_unresolved_panic_output(); - let r = std::panic::catch_unwind(f); - match r { - Ok(()) => None, - Err(e) => { - let msg = e - .downcast_ref::() - .cloned() - .unwrap_or_else(|| e.downcast_ref::<&str>().map(|s| s.to_string()).unwrap()); - match parse_unresolved(&msg) { - Some(f) => Some(f.to_string()), - None => panic!("unexpected panic: {msg}"), - } - } - } - } - /// A tiny deterministic bit generator, so the agreement test below is a /// broad randomized sweep rather than a handful of cases — and reproducible. fn xorshift(state: &mut u32) -> u32 { @@ -541,12 +689,12 @@ mod tests { x } - /// The real oracle for the ~99% of the space IEEE fixes: for normal, finite, - /// non-zero operands with a normal finite result, `add.s`/`sub.s`/`mul.s` - /// must equal Rust's `f32` bit for bit. No policy field is read on this - /// path, which is the other half of the claim. + /// The oracle for the space IEEE fixes: for non-NaN operands, + /// `add.s`/`sub.s`/`mul.s` must equal Rust's `f32` bit for bit — + /// **including subnormal operands and results**, because the campaign + /// measured no flushing anywhere (family F3). #[test] - fn ieee_fixed_core_agrees_with_host_f32_bit_for_bit() { + fn ieee_core_agrees_with_host_f32_bit_for_bit_including_subnormals() { let mut emu = armed(); let mut state = 0x1234_5678u32; let mut checked = 0; @@ -554,7 +702,7 @@ mod tests { let a = xorshift(&mut state); let b = xorshift(&mut state); let (fa, fb) = (f32::from_bits(a), f32::from_bits(b)); - if !fa.is_normal() || !fb.is_normal() { + if fa.is_nan() || fb.is_nan() { continue; } for (op, expect) in [ @@ -562,8 +710,8 @@ mod tests { (FpRrrOp::SubS, fa - fb), (FpRrrOp::MulS, fa * fb), ] { - if !expect.is_normal() { - continue; // subnormal / inf / NaN results are policy, not IEEE + if expect.is_nan() { + continue; // generated NaNs carry the measured pattern } emu.cpu.set_f(1, a); emu.cpu.set_f(2, b); @@ -600,8 +748,7 @@ mod tests { } } - /// The full ordered/unordered matrix, including both NaN kinds. IEEE fixes - /// all of it, so none of these rows is an `UNKNOWN`. + /// The full ordered/unordered matrix, including both NaN kinds. #[test] fn compares_cover_the_ordered_and_unordered_matrix() { const QNAN: u32 = 0x7FC0_0000; @@ -619,8 +766,6 @@ mod tests { (FpCmpOp::OltS, two, one, false), (FpCmpOp::OleS, one, one, true), (FpCmpOp::UnS, one, two, false), - // Any ordered compare with a NaN is false; the unordered forms are - // true. Both NaN kinds, both operand positions. (FpCmpOp::UnS, QNAN, one, true), (FpCmpOp::UnS, one, SNAN, true), (FpCmpOp::OeqS, QNAN, one, false), @@ -644,63 +789,161 @@ mod tests { } } - /// The safety property: an unmeasured corner faults, naming the field and - /// the family that closes it. If any of these silently produced a value, - /// M6's whole premise would be gone. + /// The measured compare-flag rule: sNaN raises INVALID on any compare, + /// and the "less" ordered predicates raise it on quiet NaNs too. #[test] - fn unmeasured_corners_fail_loudly_and_name_their_field() { - let qnan = 0x7FC0_0000u32; - let subnormal = 0x0000_0001u32; - let inf = f32::INFINITY.to_bits(); - let cases: &[(&str, Inst, [(u8, u32); 3])] = &[ - ( - "nan_propagation", - Inst::FpRrr(FpRrrOp::AddS, FReg::new(0), FReg::new(1), FReg::new(2)), - [(1, qnan), (2, 1.0f32.to_bits()), (0, 0)], - ), - ( - "flush_input_denormals", - Inst::FpRrr(FpRrrOp::MulS, FReg::new(0), FReg::new(1), FReg::new(2)), - [(1, subnormal), (2, 1.0f32.to_bits()), (0, 0)], - ), - ( - "default_generated_nan", - Inst::FpRrr(FpRrrOp::SubS, FReg::new(0), FReg::new(1), FReg::new(2)), - [(1, inf), (2, inf), (0, 0)], - ), - ( - "const_s_table", - Inst::ConstS(FReg::new(0), 1), - [(0, 0), (1, 0), (2, 0)], - ), - ( - "estimates", - Inst::FpRr(FpRrOp::Recip0S, FReg::new(0), FReg::new(1)), - [(1, 2.0f32.to_bits()), (0, 0), (2, 0)], - ), - ( - "divide_step_helpers", - Inst::FpRr(FpRrOp::Nexp01S, FReg::new(0), FReg::new(1)), - [(1, 2.0f32.to_bits()), (0, 0), (2, 0)], - ), - ]; - for (want, inst, regs) in cases { - let got = unresolved_field(|| { - let mut emu = armed(); - for (r, v) in regs { - emu.cpu.set_f(*r, *v); - } - let mut t = NoopTracer; - let _ = emu.execute(inst, 0x4000_0100, &mut t); - }); - assert_eq!(got.as_deref(), Some(*want), "for {inst:?}"); + fn compare_flags_follow_the_measured_signaling_rule() { + const QNAN: u32 = 0x7FC0_0000; + let one = 1.0f32.to_bits(); + for (op, a, want_invalid) in [ + (FpCmpOp::OeqS, QNAN, false), + (FpCmpOp::UeqS, QNAN, false), + (FpCmpOp::UnS, QNAN, false), + (FpCmpOp::OltS, QNAN, true), + (FpCmpOp::OleS, QNAN, true), + (FpCmpOp::UltS, QNAN, false), + (FpCmpOp::OeqS, 0x7F80_0001, true), // sNaN signals everywhere + (FpCmpOp::UnS, 0x7F80_0001, true), + ] { + let mut emu = armed(); + emu.cpu.set_f(1, a); + emu.cpu.set_f(2, one); + exec( + &mut emu, + &Inst::FpCmp(op, BReg::new(3), FReg::new(1), FReg::new(2)), + ); + assert_eq!( + emu.cpu.fsr & FSR_INVALID != 0, + want_invalid, + "{op:?} on {a:#010x}" + ); + } + } + + /// The measured NaN rule (family F2): last NaN operand, quieted, payload + /// preserved; generated NaNs are the canonical quiet NaN with INVALID. + #[test] + fn nan_propagation_is_last_operand_quieted() { + const A: u32 = 0x7FD5_AA55; // qNaN, distinctive payload + const B: u32 = 0x7FA5_A5A5; // sNaN, distinctive payload + let mut emu = armed(); + // both NaN: the SECOND (ft) survives, quieted. + emu.cpu.set_f(1, A); + emu.cpu.set_f(2, B); + exec( + &mut emu, + &Inst::FpRrr(FpRrrOp::AddS, FReg::new(0), FReg::new(1), FReg::new(2)), + ); + assert_eq!(emu.cpu.f(0), B | 0x0040_0000); + assert!( + emu.cpu.fsr & FSR_INVALID != 0, + "sNaN operand raises INVALID" + ); + + // only fs NaN: it survives quieted, and a quiet NaN raises nothing. + let mut emu = armed(); + emu.cpu.set_f(1, A); + emu.cpu.set_f(2, 1.0f32.to_bits()); + exec( + &mut emu, + &Inst::FpRrr(FpRrrOp::MulS, FReg::new(0), FReg::new(1), FReg::new(2)), + ); + assert_eq!(emu.cpu.f(0), A); + assert_eq!(emu.cpu.fsr, 0, "quiet NaN propagation raises nothing"); + + // generated: inf - inf. + let mut emu = armed(); + emu.cpu.set_f(1, 0x7F80_0000); + emu.cpu.set_f(2, 0x7F80_0000); + exec( + &mut emu, + &Inst::FpRrr(FpRrrOp::SubS, FReg::new(0), FReg::new(1), FReg::new(2)), + ); + assert_eq!(emu.cpu.f(0), 0x7FC0_0000); + assert!(emu.cpu.fsr & FSR_INVALID != 0); + } + + /// FCR.RM is honored (measured, F1): the directed modes produce IEEE + /// directed rounding for add/sub/mul. + #[test] + fn directed_rounding_matches_ieee_on_the_f1_shape() { + // 1.0 + half-an-ulp: RNE ties to even (1.0), toward+inf rounds up, + // toward-zero and toward-neg-inf round down. + let a = 1.0f32.to_bits(); + let tie = 0x3380_0000u32; // 2^-24 + for (rm, want) in [ + (0u32, 0x3F80_0000u32), + (1, 0x3F80_0000), + (2, 0x3F80_0001), + (3, 0x3F80_0000), + ] { + let mut emu = armed(); + emu.cpu.fcr = rm; + emu.cpu.set_f(1, a); + emu.cpu.set_f(2, tie); + exec( + &mut emu, + &Inst::FpRrr(FpRrrOp::AddS, FReg::new(0), FReg::new(1), FReg::new(2)), + ); + assert_eq!(emu.cpu.f(0), want, "rm={rm}"); + assert!(emu.cpu.fsr & FSR_INEXACT != 0); + } + // The negative mirror. + for (rm, want) in [(2u32, 0xBF80_0000u32), (3, 0xBF80_0001), (1, 0xBF80_0000)] { + let mut emu = armed(); + emu.cpu.fcr = rm; + emu.cpu.set_f(1, a | 0x8000_0000); + emu.cpu.set_f(2, tie | 0x8000_0000); + exec( + &mut emu, + &Inst::FpRrr(FpRrrOp::AddS, FReg::new(0), FReg::new(1), FReg::new(2)), + ); + assert_eq!(emu.cpu.f(0), want, "rm={rm} negative"); } } - /// Conversions at `imm = 0` on in-range values are fully determined; the - /// boundaries are not, and must say so. + /// Subnormal arithmetic is real (measured, F3): no flush on input, no + /// flush on output, and underflow flags on tiny inexact results. #[test] - fn conversions_are_exact_in_range_and_unknown_outside_it() { + fn subnormals_are_ieee_with_underflow_flags() { + let mut emu = armed(); + // max subnormal + max subnormal = a normal number, exactly. + emu.cpu.set_f(1, 0x007F_FFFF); + emu.cpu.set_f(2, 0x007F_FFFF); + exec( + &mut emu, + &Inst::FpRrr(FpRrrOp::AddS, FReg::new(0), FReg::new(1), FReg::new(2)), + ); + assert_eq!(emu.cpu.f(0), 0x00FF_FFFE, "no input flush"); + assert_eq!(emu.cpu.fsr, 0, "exact: no flags"); + + // min-normal * 0.5 = subnormal, exactly: no flags. + let mut emu = armed(); + emu.cpu.set_f(1, 0x0080_0000); + emu.cpu.set_f(2, 0.5f32.to_bits()); + exec( + &mut emu, + &Inst::FpRrr(FpRrrOp::MulS, FReg::new(0), FReg::new(1), FReg::new(2)), + ); + assert_eq!(emu.cpu.f(0), 0x0040_0000, "no output flush"); + assert_eq!(emu.cpu.fsr, 0); + + // (1+ulp) * min-subnormal: inexact and tiny -> INEXACT | UNDERFLOW. + let mut emu = armed(); + emu.cpu.set_f(1, 0x3F80_0001); + emu.cpu.set_f(2, 0x0000_0001); + exec( + &mut emu, + &Inst::FpRrr(FpRrrOp::MulS, FReg::new(0), FReg::new(1), FReg::new(2)), + ); + assert_eq!(emu.cpu.f(0), 0x0000_0001); + assert_eq!(emu.cpu.fsr, FSR_INEXACT | FSR_UNDERFLOW); + } + + /// Conversions at `imm = 0` on in-range values, and the measured + /// tie-to-even for round.s. + #[test] + fn conversions_follow_measured_semantics() { use lp_xt_inst::{FpToIntOp, IntToFpOp}; let mut emu = armed(); @@ -717,13 +960,14 @@ mod tests { ); assert_eq!(emu.cpu.f(0), want.to_bits(), "float.s of {v}"); } - // >2^24 needs rounding; RNE is IEEE-fixed and Rust's `as` does it. emu.cpu.set_a(2, 16_777_217u32); + emu.cpu.fsr = 0; exec( &mut emu, &Inst::IntToFp(IntToFpOp::FloatS, FReg::new(0), Reg::new(2), 0), ); assert_eq!(emu.cpu.f(0), (16_777_217i32 as f32).to_bits()); + assert_eq!(emu.cpu.fsr, FSR_INEXACT, "2^24+1 rounds"); for (v, want) in [ (1.9f32, 1i32), @@ -738,131 +982,89 @@ mod tests { ); assert_eq!(emu.cpu.a(3) as i32, want, "trunc.s of {v}"); } - for (v, want) in [(1.9f32, 1i32), (-1.9, -2)] { + + // round.s ties to even — measured, family F6. + for (v, want) in [(0.5f32, 0i32), (1.5, 2), (2.5, 2), (-2.5, -2), (-0.5, 0)] { emu.cpu.set_f(1, v.to_bits()); exec( &mut emu, - &Inst::FpToInt(FpToIntOp::FloorS, Reg::new(3), FReg::new(1), 0), - ); - assert_eq!(emu.cpu.a(3) as i32, want, "floor.s of {v}"); - } - - // A tie is still a question for silicon: the manual says ROUND.S rounds - // "toward the nearest" and never names the tie-break. - let got = unresolved_field(|| { - let mut e = armed(); - e.cpu.set_f(1, 2.5f32.to_bits()); - let mut t = NoopTracer; - let _ = e.execute( &Inst::FpToInt(FpToIntOp::RoundS, Reg::new(3), FReg::new(1), 0), - 0x4000_0100, - &mut t, ); - }); - assert_eq!(got.as_deref(), Some("round_s_ties")); + assert_eq!(emu.cpu.a(3) as i32, want, "round.s of {v}"); + } } - /// The out-of-range, infinite and NaN answers the ISA RM states per - /// instruction. The signed positive answer is the one a naive - /// `i32::MAX as f32` round-trip gets wrong — 2^31 is the nearest f32 and - /// converts back to 0x80000000 — so it is asserted explicitly. + /// The RM-falsifying finding: `utrunc.s` of an in-range negative wraps + /// like the signed conversion (INVALID, no INEXACT), saturates below + /// `i32::MIN`, and a negative truncating to zero is only INEXACT. #[test] - fn conversion_boundaries_follow_the_manuals_per_instruction_answers() { + fn utrunc_negative_wraps_like_signed_as_measured() { use lp_xt_inst::FpToIntOp; - let mut emu = armed(); - let signed = [ - FpToIntOp::TruncS, - FpToIntOp::RoundS, - FpToIntOp::FloorS, - FpToIntOp::CeilS, - ]; - for op in signed { - for (v, want) in [ - (1e30f32, 0x7FFF_FFFFu32), - (f32::INFINITY, 0x7FFF_FFFF), - (f32::NAN, 0x7FFF_FFFF), - (-1e30, 0x8000_0000), - (f32::NEG_INFINITY, 0x8000_0000), - ] { - emu.cpu.set_f(1, v.to_bits()); - exec(&mut emu, &Inst::FpToInt(op, Reg::new(3), FReg::new(1), 0)); - assert_eq!(emu.cpu.a(3), want, "{op:?} of {v}"); - } - } - // utrunc.s answers differently in every one of those places. - for (v, want) in [ - (f32::NAN, 0xFFFF_FFFFu32), - (f32::INFINITY, 0xFFFF_FFFF), - (1e30, 0xFFFF_FFFF), - (-1.0, 0x8000_0000), - (-0.5, 0x8000_0000), - (f32::NEG_INFINITY, 0x8000_0000), - // -0.0 is not a negative *number*, so it converts normally. - (-0.0, 0), - (7.9, 7), + for (v, want, want_fsr) in [ + (-0.5f32, 0u32, FSR_INEXACT), + (-1.5, 0xFFFF_FFFF, FSR_INVALID), + (-2.5, 0xFFFF_FFFE, FSR_INVALID), + (-1e30, 0x8000_0000, FSR_INVALID), + (f32::NEG_INFINITY, 0x8000_0000, FSR_INVALID), + (-0.0, 0, 0), + (7.9, 7, FSR_INEXACT), + (f32::NAN, 0xFFFF_FFFF, FSR_INVALID), + (f32::INFINITY, 0xFFFF_FFFF, FSR_INVALID), ] { + let mut emu = armed(); emu.cpu.set_f(1, v.to_bits()); exec( &mut emu, &Inst::FpToInt(FpToIntOp::UtruncS, Reg::new(3), FReg::new(1), 0), ); assert_eq!(emu.cpu.a(3), want, "utrunc.s of {v}"); + assert_eq!(emu.cpu.fsr, want_fsr, "utrunc.s flags of {v}"); } } - /// The scale immediate, both directions. `t` is the fractional-bit count: - /// `float.s` divides the converted integer by `2^t`, the float→int - /// conversions multiply by `2^t` first. + /// `madd.s` rounds once (fused), and `maddn.s` computes the same value + /// while staying flag-silent — both measured. #[test] - fn the_scale_immediate_is_a_fractional_bit_count_in_both_directions() { - use lp_xt_inst::{FpToIntOp, IntToFpOp}; - let mut emu = armed(); + fn madd_is_fused_and_maddn_is_its_flag_silent_twin() { + let x = f32::from_bits(0x3F80_0800); // 1 + 2^-12 + let a = f32::from_bits(0xBF80_1000); // -(1 + 2^-11) + let fused = x.mul_add(x, a); + assert_eq!(fused.to_bits(), 0x3380_0000, "fused answer is 2^-24"); - emu.cpu.set_a(2, 3); + let mut emu = armed(); + emu.cpu.set_f(0, a.to_bits()); + emu.cpu.set_f(1, x.to_bits()); + emu.cpu.set_f(2, x.to_bits()); exec( &mut emu, - &Inst::IntToFp(IntToFpOp::FloatS, FReg::new(0), Reg::new(2), 4), + &Inst::FpRrr(FpRrrOp::MaddS, FReg::new(0), FReg::new(1), FReg::new(2)), ); - assert_eq!(emu.cpu.f(0), (3.0f32 / 16.0).to_bits(), "float.s 3, imm=4"); + assert_eq!(emu.cpu.f(0), fused.to_bits()); + // The fused answer is EXACT (that is the point of the detector: the + // unfused path would have rounded), so no INEXACT flag. + assert_eq!(emu.cpu.fsr, 0, "the fused result is exact"); - emu.cpu.set_f(1, 0.1875f32.to_bits()); // 3 / 16 + // A genuinely inexact madd flags its rounding. + let mut emu = armed(); + emu.cpu.set_f(0, 1.0f32.to_bits()); + emu.cpu.set_f(1, std::f32::consts::PI.to_bits()); + emu.cpu.set_f(2, std::f32::consts::PI.to_bits()); exec( &mut emu, - &Inst::FpToInt(FpToIntOp::TruncS, Reg::new(3), FReg::new(1), 4), + &Inst::FpRrr(FpRrrOp::MaddS, FReg::new(0), FReg::new(1), FReg::new(2)), ); - assert_eq!(emu.cpu.a(3), 3, "trunc.s 0.1875, imm=4"); - } + assert!(emu.cpu.fsr & FSR_INEXACT != 0, "madd.s flags its rounding"); - /// `madd.s` rounds once, not twice — and the corpus needs a case where the - /// two answers actually differ, or the claim is untested. - #[test] - fn madd_is_fused_and_the_two_roundings_are_distinguishable() { let mut emu = armed(); - // (1 + 2^-12)^2 is exactly 1 + 2^-11 + 2^-24, a tie one bit past f32's - // significand: rounding it first lands on 1 + 2^-11, which the - // accumulator then cancels to zero. Keeping the exact product leaves - // 2^-24. So the two answers are 2^-24 and 0 — as far apart as a single - // rounding difference gets. - let x = f32::from_bits(0x3F80_0800); // 1 + 2^-12 - let y = x; - let a = f32::from_bits(0xBF80_1000); // -(1 + 2^-11) - let fused = x.mul_add(y, a); - let unfused = (x * y) + a; - assert_eq!(fused.to_bits(), 0x3380_0000, "fused answer is 2^-24"); - assert_eq!(unfused.to_bits(), 0, "unfused answer cancels to zero"); - assert_ne!( - fused.to_bits(), - unfused.to_bits(), - "the case must distinguish one rounding from two" - ); emu.cpu.set_f(0, a.to_bits()); emu.cpu.set_f(1, x.to_bits()); - emu.cpu.set_f(2, y.to_bits()); + emu.cpu.set_f(2, x.to_bits()); exec( &mut emu, - &Inst::FpRrr(FpRrrOp::MaddS, FReg::new(0), FReg::new(1), FReg::new(2)), + &Inst::FpRrr(FpRrrOp::MaddnS, FReg::new(0), FReg::new(1), FReg::new(2)), ); - assert_eq!(emu.cpu.f(0), fused.to_bits()); + assert_eq!(emu.cpu.f(0), fused.to_bits(), "maddn.s == madd.s"); + assert_eq!(emu.cpu.fsr, 0, "maddn.s never sets a flag (measured)"); } #[test] @@ -876,12 +1078,7 @@ mod tests { &mut emu, &Inst::FpMovAr(FpMovArOp::MoveqzS, FReg::new(0), FReg::new(1), Reg::new(2)), ); - assert_eq!( - emu.cpu.f(0), - PAY, - "moveqz.s on zero moves, without touching \ - the payload" - ); + assert_eq!(emu.cpu.f(0), PAY); emu.cpu.set_f(3, 0); exec( @@ -905,23 +1102,22 @@ mod tests { assert_eq!(emu.cpu.f(6), 0, "movf.s on a set bit does not move"); } - /// D6: a non-default rounding mode is refused, not ignored — and the - /// refusal names the field a measurement would settle. + /// The measured `const.s` table: `[0.0, 1.0, 2.0, 0.5]` selected by + /// `imm & 3`. #[test] - fn a_non_default_fcr_rounding_mode_is_refused() { - let got = unresolved_field(|| { - let mut emu = armed(); - emu.cpu.fcr = 1; - emu.cpu.set_f(1, 1.0f32.to_bits()); - emu.cpu.set_f(2, 1.0f32.to_bits()); - let mut t = NoopTracer; - let _ = emu.execute( - &Inst::FpRrr(FpRrrOp::AddS, FReg::new(0), FReg::new(1), FReg::new(2)), - 0x4000_0100, - &mut t, - ); - }); - assert_eq!(got.as_deref(), Some("fcr_rounding_honored")); + fn const_s_produces_the_measured_table() { + let mut emu = armed(); + for (imm, want) in [ + (0u8, 0u32), + (1, 0x3F80_0000), + (2, 0x4000_0000), + (3, 0x3F00_0000), + (5, 0x3F80_0000), + (15, 0x3F00_0000), + ] { + exec(&mut emu, &Inst::ConstS(FReg::new(0), imm)); + assert_eq!(emu.cpu.f(0), want, "const.s {imm}"); + } } /// Arithmetic is still behind the coprocessor gate. diff --git a/lp-xt/lp-xt-emu/src/executor/mod.rs b/lp-xt/lp-xt-emu/src/executor/mod.rs index 8b177604e..5ddd18e9a 100644 --- a/lp-xt/lp-xt-emu/src/executor/mod.rs +++ b/lp-xt/lp-xt-emu/src/executor/mod.rs @@ -86,6 +86,7 @@ pub(crate) fn inst_class(inst: &Inst, flow: &Flow) -> InstClass { | FpRrOp::Rsqrt0S | FpRrOp::Div0S | FpRrOp::Nexp01S + | FpRrOp::MksadjS | FpRrOp::MkdadjS | FpRrOp::AddexpS | FpRrOp::AddexpmS, diff --git a/lp-xt/lp-xt-emu/src/fp_capture.rs b/lp-xt/lp-xt-emu/src/fp_capture.rs index fddf59cfe..1cc8e3cfb 100644 --- a/lp-xt/lp-xt-emu/src/fp_capture.rs +++ b/lp-xt/lp-xt-emu/src/fp_capture.rs @@ -149,21 +149,49 @@ pub enum DeviceResult { Skipped, } +/// One estimate-table sweep: every distinct output over one `(sign, exponent)` +/// plane of the significand space, run-length encoded on the device. +#[derive(Clone, PartialEq, Eq, Debug)] +pub struct TableSweep { + /// `recip0.s`, `rsqrt0.s`, `sqrt0.s`, or `div0.s`. + pub op: String, + /// The biased exponent of every input in the sweep. + pub exp: u32, + /// The sign bit of every input in the sweep. + pub sign: u32, + /// `(first significand, length, result bits)` — contiguous, covering the + /// full 2²³ space unless [`TableSweep::aborted`]. + pub runs: Vec<(u32, u32, u32)>, + /// The device hit its run cap: the output was not a step function over + /// this plane, and `runs` is only its prefix. An aborted sweep must never + /// be encoded as a table. + pub aborted: bool, +} + /// A parsed capture: the header facts P6 copies into a provenance block, plus /// every row, keyed by family and index. #[derive(Clone, Debug)] pub struct Capture { pub fingerprint: u32, + /// The helper-grid fingerprint, printed by `helpers`-mode captures. + pub helpers_fingerprint: Option, pub commit: Option, pub cpenable_before: Option, pub cpenable_after: Option, pub fcr_reset: Option, pub fsr_reset: Option, pub mode: Option, - /// `family -> index -> result`, in index order. + /// `family -> index -> result`, in index order. Helper grids (`h_maddn`, + /// …) parse into the same map — the row shape is identical, and which keys + /// mean "conformance family" vs "characterization grid" is the caller's + /// business. pub rows: BTreeMap>, /// Per-family digest the device computed, for a cheap "did anything move". pub digests: BTreeMap, + /// The sixteen `const.s` outputs, from a `helpers`-mode capture. + pub const_s: Vec<(u8, u32)>, + /// Estimate-table sweeps, from a `tables`-mode capture. + pub tables: Vec, } impl Capture { @@ -180,6 +208,7 @@ impl Capture { pub fn parse_capture(text: &str) -> Result { let mut cap = Capture { fingerprint: 0, + helpers_fingerprint: None, commit: None, cpenable_before: None, cpenable_after: None, @@ -188,9 +217,12 @@ pub fn parse_capture(text: &str) -> Result { mode: None, rows: BTreeMap::new(), digests: BTreeMap::new(), + const_s: Vec::new(), + tables: Vec::new(), }; let mut have_fingerprint = false; let mut open_family: Option = None; + let mut open_table: Option = None; let mut ended = false; // Declared counts from each family's END sentinel. let mut declared: Vec<(String, u32)> = Vec::new(); @@ -217,11 +249,65 @@ pub fn parse_capture(text: &str) -> Result { .and_then(parse_hex) .ok_or_else(|| CaptureError::Malformed(format!("bad fingerprint {rest:?}")))?; have_fingerprint = true; + } else if head.starts_with("helpers-fingerprint=") { + cap.helpers_fingerprint = kv(rest, "helpers-fingerprint=").and_then(parse_hex); } else if head.starts_with("mode=") { cap.mode = kv(rest, "mode=").map(str::to_string); } - if head == "FAMILY" { + if head == "CONST" { + let idx: u8 = words + .next() + .and_then(|w| w.parse().ok()) + .ok_or_else(|| CaptureError::Malformed(format!("CONST has no index: {rest:?}")))?; + let bits = words + .next() + .and_then(parse_hex) + .ok_or_else(|| CaptureError::Malformed(format!("CONST has no value: {rest:?}")))?; + cap.const_s.push((idx, bits)); + } else if head == "TABLE" { + // A TABLE opening while another is open means the previous sweep + // never reached its END line — a truncation, not a formatting + // nicety. + if let Some(t) = open_table.take() { + return Err(CaptureError::Truncated { + family: Some(format!("table {} exp={} sign={}", t.op, t.exp, t.sign)), + }); + } + open_table = Some(TableSweep { + op: kv(rest, "op=") + .ok_or_else(|| CaptureError::Malformed(format!("TABLE has no op: {rest:?}")))? + .to_string(), + exp: kv(rest, "exp=") + .and_then(|v| v.parse().ok()) + .ok_or_else(|| { + CaptureError::Malformed(format!("TABLE has no exp: {rest:?}")) + })?, + // Older captures predate the sign sweeps; absent means 0. + sign: kv(rest, "sign=").and_then(|v| v.parse().ok()).unwrap_or(0), + runs: Vec::new(), + aborted: false, + }); + } else if head == "T" { + let Some(table) = open_table.as_mut() else { + return Err(CaptureError::Malformed(format!( + "T line outside a TABLE: {rest:?}" + ))); + }; + // `T ` prefix, then `start:len:value` cells. + let cells = words.skip(2); + for cell in cells { + let mut parts = cell.split(':'); + let (Some(start), Some(len), Some(value)) = ( + parts.next().and_then(parse_hex), + parts.next().and_then(parse_hex), + parts.next().and_then(parse_hex), + ) else { + return Err(CaptureError::Malformed(format!("bad run cell {cell:?}"))); + }; + table.runs.push((start, len, value)); + } + } else if head == "FAMILY" { open_family = words.next().map(str::to_string); } else if head == "D" { let family = words.next().ok_or_else(|| { @@ -242,7 +328,34 @@ pub fn parse_capture(text: &str) -> Result { cap.digests.insert(family, d); } } else if head == "END" { - if let (Some(family), Some(count)) = ( + if let Some(table_op) = kv(rest, "table=") { + let Some(mut t) = open_table.take() else { + return Err(CaptureError::Malformed(format!( + "END table without a TABLE: {rest:?}" + ))); + }; + if t.op != table_op { + return Err(CaptureError::Malformed(format!( + "END table={table_op} closes TABLE op={}", + t.op + ))); + } + let runs: u32 = + kv(rest, "runs=") + .and_then(|v| v.parse().ok()) + .ok_or_else(|| { + CaptureError::Malformed(format!("END table has no runs: {rest:?}")) + })?; + if t.runs.len() as u32 != runs { + return Err(CaptureError::CountMismatch { + family: format!("table {} exp={} sign={}", t.op, t.exp, t.sign), + declared: runs, + seen: t.runs.len() as u32, + }); + } + t.aborted = kv(rest, "aborted=") == Some("1"); + cap.tables.push(t); + } else if let (Some(family), Some(count)) = ( kv(rest, "family="), kv(rest, "count=").and_then(|c| c.parse().ok()), ) { @@ -257,6 +370,11 @@ pub fn parse_capture(text: &str) -> Result { if !have_fingerprint { return Err(CaptureError::NoFingerprint); } + if let Some(t) = open_table { + return Err(CaptureError::Truncated { + family: Some(format!("table {} exp={} sign={}", t.op, t.exp, t.sign)), + }); + } if !ended { return Err(CaptureError::Truncated { family: open_family, @@ -303,8 +421,8 @@ fn parse_hex(s: &str) -> Option { pub struct Predictions { pub family: String, pub fingerprint: u32, - /// `index -> (rendered operands, prediction)`. - pub rows: Vec<(u32, String, Prediction)>, + /// `index -> (rendered operands, result prediction, FSR prediction)`. + pub rows: Vec<(u32, String, Prediction, Prediction)>, } /// Parse a corpus file from `lp-xt-emu/tests/fixtures/fp/`. @@ -326,10 +444,19 @@ pub fn parse_predictions(family: &str, text: &str) -> Result Result Result { - report.agree += 1; - Verdict::Agree + (Prediction::Bits(want), DeviceResult::Value { bits, fsr }) if *want == bits => { + // The result matches; the FSR column decides the rest. An + // UNKNOWN FSR prediction (pre-campaign corpora) does not + // count against the row. + match predicted_fsr { + Prediction::Bits(want_fsr) if *want_fsr != fsr => { + report.diverge += 1; + Verdict::Diverge + } + _ => { + report.agree += 1; + Verdict::Agree + } + } } _ => { report.diverge += 1; @@ -434,6 +574,7 @@ pub fn diff(predictions: &Predictions, capture: &Capture) -> Result, - pub sqrt0: Vec, - /// Indexed `[exponent_parity][significand]`. - pub rsqrt0_by_parity: [Vec; 2], - pub div0: Vec, + /// Where the committed capture lives, relative to `lp-xt-emu`. + pub capture: &'static str, } /// Semantics of the non-estimate members of the divide/sqrt helper family: -/// `nexp01.s`, `mkdadj.s`, `addexp.s`, `addexpm.s`, `maddn.s`, `divn.s`. +/// `nexp01.s`, `mksadj.s`, `mkdadj.s`, `addexp.s`, `addexpm.s`, `maddn.s`, +/// `divn.s` — **measured on silicon**; no document covers them (the ISA RM's +/// Table 4-46 omits the whole family) and the license rules keep binutils, +/// GCC, and QEMU source off the table. /// -/// P3 recorded these as open because the ISA Reference Manual was not available. -/// It is available now, and **it does not cover them**: the manual's Table 4-46 -/// (§4.3.11, p. 67-68) enumerates the Floating-Point Coprocessor Option's -/// instruction additions and none of `div0.s`, `divn.s`, `nexp01.s`, -/// `mkdadj.s`, `maddn.s`, `recip0.s`, `rsqrt0.s`, `sqrt0.s`, or `const.s` -/// appears in it — nor anywhere else in the document. They belong to a later -/// extension of the FP option than the 2011 edition describes. -/// -/// So the field stays open for a better reason than before: the manual read has -/// happened and came back empty, `AGENTS.md`'s license rule keeps binutils, GCC, -/// and QEMU off the table, and P6's measurement is the remaining route. Their -/// *presence* on silicon is settled (M6 P1, all nine helpers executed). +/// The implementations live in [`crate::fp_rom`] and +/// `executor/float_math.rs`; this row records the provenance. The honest +/// caveat: `divn.s` is modeled as the fused accumulate, which is exact on the +/// divide/sqrt-sequence envelope (all 272 end-to-end sequence rows) but not +/// across its full probe grid — the campaign record documents the +/// off-envelope behavior it measured. #[derive(Clone, PartialEq, Eq, Debug)] pub struct DivideStepSemantics { - /// Marker: this type is populated wholesale when the semantics are sourced. - /// Left opaque on purpose — inventing its shape now would be inventing the - /// answer's shape. + /// Where the measurements live. pub sourced_from: &'static str, } @@ -328,12 +336,10 @@ pub struct FpPolicy { /// here. `float.md` §5 leaves this unspecified at the product level, which /// is exactly why the *target's* answer has to be recorded. pub float_to_int_nan: Unknown, - /// The unsigned integer `utrunc.s` produces for a negative input. - /// - /// A raw value rather than a rule, because the answer turns out not to be a - /// rule: the ISA RM specifies a fixed sentinel here, which is neither the - /// saturation an [`OutOfRangeRule`] would name nor a wrap. - pub utrunc_negative: Unknown, + /// What `utrunc.s` produces for a negative input. Began life as the ISA + /// RM's fixed sentinel; the campaign **falsified** that on silicon, so it + /// is a rule again — see [`UtruncNegativeRule`]. + pub utrunc_negative: Unknown, /// How `round.s` breaks an exact tie. pub round_s_ties: Unknown, /// The sixteen constants `const.s` can produce. Architecturally defined and @@ -367,31 +373,71 @@ macro_rules! isa_rm { }; } +/// Citation stem for every field closed by the M6 P6 silicon campaign. One +/// macro so the campaign rows are greppable, exactly like [`isa_rm!`]. +/// The board: ESP32-S3 chip rev v0.2, MAC `d8:3b:da:47:29:70`, desk session +/// 2026-07-31; captures committed under `tests/fixtures/fp/captures/`. +macro_rules! silicon { + ($what:literal) => { + concat!( + "M6 P6 desk session 2026-07-31 (ESP32-S3 d8:3b:da:47:29:70) — ", + $what + ) + }; +} + impl FpPolicy { - /// The policy after M6 P5: one row measured on silicon, six read out of the - /// ISA Reference Manual, ten still open for the P6 campaign. + /// The policy after the M6 P6 campaign: **every field is measured**, from + /// the ISA Reference Manual where it spoke (and silicon agreed), from + /// silicon alone everywhere else — including two rows where silicon + /// **falsified** the manual (`utrunc_negative`, `snan_compare_signals`). pub const fn m6() -> FpPolicy { FpPolicy { - nan_propagation: Unknown::unknown("nan_propagation", "vector family F2 (NaN payloads)"), - default_generated_nan: Unknown::unknown( + nan_propagation: Unknown::measured( + "nan_propagation", + "vector family F2 (NaN payloads)", + NanRule::LastOperandQuieted, + silicon!( + "family F2: all 540 propagation rows show the LAST NaN \ + operand surviving with the quiet bit forced and the \ + payload preserved (270 RESOLVED rows + the qNaN rows \ + that agreed by construction)" + ), + ), + default_generated_nan: Unknown::measured( "default_generated_nan", "vector family F2 (hardware-generated NaNs)", + 0x7FC0_0000, + silicon!( + "families F2 (10 generated-NaN rows) and F4 (8 rows of \ + 0 * inf): every hardware-generated NaN is 0x7fc00000, \ + with FSR INVALID" + ), ), - // Deliberately NOT closed from the manual. §4.3.11.2 (p. 69) says - // the ISA includes sub-normal "representations and processing - // rules", which is an architectural claim about the option and not - // a statement about what this implementation does at run time — - // flush-to-zero is precisely the thing a specific FPU deviates on, - // and `docs/design/float.md` files it as target-defined. Reading - // that one clause as a measurement would be the wrong-but-plausible - // answer M6 exists to avoid. F3 settles it on the board. - flush_input_denormals: Unknown::unknown( + // The RM's sub-normal clause was deliberately NOT read as an + // answer (it describes the option, not this implementation). + // Silicon answered: full IEEE subnormal arithmetic, no flushing + // anywhere. + flush_input_denormals: Unknown::measured( "flush_input_denormals", "vector family F3 (denormals, input half)", + false, + silicon!( + "family F3: every one of 350 rows is consistent with full \ + IEEE subnormal arithmetic; the 80 rows where flushing \ + would change the answer all came back IEEE (e.g. \ + max-subnormal + max-subnormal = 0x00fffffe, a normal)" + ), ), - flush_output_denormals: Unknown::unknown( + flush_output_denormals: Unknown::measured( "flush_output_denormals", "vector family F3 (denormals, output half)", + false, + silicon!( + "family F3, output half: subnormal results come back with \ + their full subnormal bit patterns, never as zero (32 \ + RESOLVED rows, all IEEE)" + ), ), // `MADD.S` (p. 406) states the product is added without an // intermediate round, and its Operation line annotates the multiply @@ -434,24 +480,79 @@ impl FpPolicy { 0x7FFF_FFFF, isa_rm!("TRUNC.S p. 548 and the other signed conversions: NaN returns 0x7fffffff"), ), - // The odd one out, and the reason this field is a value rather than - // a rule: a negative input does not saturate to zero. + // The campaign's headline falsification: the RM's fixed sentinel + // (UTRUNC.S p. 555, "negative numbers and -inf return + // 0x80000000") is only true below i32::MIN. In range, silicon + // wraps the signed truncation — the P5 prediction produced 16 + // DIVERGE rows, every one on an in-range negative. utrunc_negative: Unknown::measured( "utrunc_negative", "vector family F6 (conversions, unsigned)", - 0x8000_0000, - isa_rm!("UTRUNC.S p. 555: negative numbers and -inf return 0x80000000"), + UtruncNegativeRule::WrapLikeSignedSaturating, + silicon!( + "family F6, 16 DIVERGE rows: utrunc.s(-1.5) = 0xffffffff, \ + utrunc.s(-1.9 * 2^15) = 0xffff0ccd, utrunc.s(-0.5) = 0 \ + (inexact only); the RM sentinel survives only below \ + i32::MIN. RM FALSIFIED for in-range negatives" + ), + ), + round_s_ties: Unknown::measured( + "round_s_ties", + "vector family F6 (conversions, ties)", + TiesRule::ToEven, + silicon!( + "family F6: round.s(0.5) = 0, round.s(1.5) = 2, \ + round.s(2.5) = 2, and the negative mirrors — ties to even" + ), ), - round_s_ties: Unknown::unknown("round_s_ties", "vector family F6 (conversions, ties)"), - const_s_table: Unknown::unknown( + const_s_table: Unknown::measured( "const_s_table", - "vector family F5 (divide/sqrt sequence inputs)", + "the helpers capture (const.s 0..=15)", + [ + 0x0000_0000, + 0x3F80_0000, + 0x4000_0000, + 0x3F00_0000, + 0x0000_0000, + 0x3F80_0000, + 0x4000_0000, + 0x3F00_0000, + 0x0000_0000, + 0x3F80_0000, + 0x4000_0000, + 0x3F00_0000, + 0x0000_0000, + 0x3F80_0000, + 0x4000_0000, + 0x3F00_0000, + ], + silicon!( + "helpers capture: const.s produces [0.0, 1.0, 2.0, 0.5] \ + selected by imm & 3, all sixteen selectors measured" + ), ), - fsr_flag_bits: Unknown::unknown( + fsr_flag_bits: Unknown::measured( "fsr_flag_bits", - "the FSR column of every vector family (the layout is now \ - architectural — see cpu::FSR_*; what is open is which \ - operation raises which flag)", + "the FSR column of every vector family", + FsrFlagBits { + invalid: crate::cpu::FSR_INVALID, + div_by_zero: crate::cpu::FSR_DIV_BY_ZERO, + overflow: crate::cpu::FSR_OVERFLOW, + underflow: crate::cpu::FSR_UNDERFLOW, + inexact: crate::cpu::FSR_INEXACT, + }, + silicon!( + "the FSR column of all 5630 family rows + 5328 helper \ + probes: INEXACT on rounded results, UNDERFLOW on \ + tiny-and-inexact, OVERFLOW with INEXACT, INVALID on \ + sNaN operands / NaN generation / invalid conversions / \ + olt.s+ole.s with any NaN; DIV_BY_ZERO from the \ + reciprocal estimates on zero. maddn.s and the exponent \ + helpers are flag-silent. The op-class mapping is \ + implemented in executor/float_math.rs and fp_rom.rs and \ + replayed against the captures. RM §4.3.11.4 (no flags \ + at all) FALSIFIED" + ), ), fsr_sticky: Unknown::measured( "fsr_sticky", @@ -461,38 +562,64 @@ impl FpPolicy { 0x400 after a 24-instruction FP sweep with no intervening write \ (p1-silicon-results.md)", ), - // §4.3.11.2 (p. 69) says the ISA includes IEEE754 signed zero, - // infinity, quiet NaN and sub-normal handling but **not** signaling - // NaNs or exceptions, and §4.3.11.4 (p. 71) adds that current - // implementations raise none. A bit pattern with the quiet bit clear - // is therefore just a NaN here; nothing signals on it. + // The RM (§4.3.11.2 p. 69) claims the ISA has no signaling-NaN + // support and §4.3.11.4 that implementations raise nothing. + // Silicon disagrees: an sNaN operand raises FSR INVALID on every + // compare (and every arithmetic op), and olt.s/ole.s raise it on + // quiet NaNs too — IEEE's signaling-predicate rule, working. snan_compare_signals: Unknown::measured( "snan_compare_signals", "vector family F2 (NaN payloads, compare half)", - false, - isa_rm!("§4.3.11.2 p. 69: the ISA has no IEEE754 signaling NaNs or exceptions"), + true, + silicon!( + "family F2: every sNaN compare row reads FSR 0x800, and \ + olt.s/ole.s read it on qNaN rows as well (oeq.s and the \ + unordered forms stay silent). RM §4.3.11.2/4 FALSIFIED" + ), ), - // The RM fixes the field's *encoding* (Table 4-47, p. 69-70 — now - // in `cpu.rs` as `FCR_RM_*`) and names it for `FLOAT.S`/`UFLOAT.S` - // only. It never says which arithmetic instructions consult it, and - // §4.3.11.4 (p. 71) shows the document is willing to describe - // architectural machinery that current implementations do not - // provide. Whether add.s/sub.s/mul.s on *this* silicon round - // differently under RM != 0 is therefore still a measurement, and - // implementing three directed-rounding modes on the strength of an - // unnamed "various instructions" would be a guess with 1944 corpus - // rows riding on it. - fcr_rounding_honored: Unknown::unknown( + // The question D6 was written for. Answered: FCR.RM is real. + fcr_rounding_honored: Unknown::measured( "fcr_rounding_honored", "vector family F1 (rounding, all four FCR modes)", + true, + silicon!( + "family F1: 556 of 648 operand groups produce \ + mode-dependent results, and all 1944 non-default-mode \ + rows match IEEE-754 directed rounding exactly. Directed \ + modes are implemented for add.s/sub.s/mul.s (the \ + measured surface) and refused elsewhere" + ), ), - estimates: Unknown::unknown( + estimates: Unknown::measured( "estimates", "the M6 P6 exhaustive estimate-table extraction", + EstimateTables { + index_bits: 7, + capture: "tests/fixtures/fp/captures/tables.txt", + }, + silicon!( + "60 RLE sweeps of the full 2^23 significand space over 15 \ + (sign, exponent) planes per op; three underlying ROMs \ + (recip/div shared 128-entry, rsqrt/sqrt odd+even \ + 64-entry); fp_rom.rs reproduces every run of every \ + sweep — replayed boardlessly by fp_silicon_replay.rs" + ), ), - divide_step_helpers: Unknown::unknown( + divide_step_helpers: Unknown::measured( "divide_step_helpers", - "the Xtensa ISA Reference Manual, or an M6 P6 measurement", + "the M6 P6 helper probe grids + end-to-end sequences", + DivideStepSemantics { + sourced_from: "tests/fixtures/fp/captures/helpers.txt + the \ + div/sqrt sequence rows of families.txt", + }, + silicon!( + "5328 probe points: nexp01/mksadj/mkdadj/addexp/addexpm \ + reproduce 144/144 each, maddn.s is bit-identical to \ + madd.s on all 1536 (and flag-silent); divn.s is modeled \ + as the fused accumulate — exact on the sequence \ + envelope, with off-envelope behavior recorded, not \ + modeled" + ), ), } } @@ -554,14 +681,17 @@ mod tests { #[test] fn reading_an_unresolved_field_panics_with_a_useful_message() { - let p = FpPolicy::m6(); - let err = std::panic::catch_unwind(|| *p.nan_propagation.get()).expect_err("must panic"); + // No field of the shipped policy is unresolved anymore, so the panic + // machinery is exercised on a synthetic field — it still guards any + // future field that arrives without a measurement. + let u: Unknown = Unknown::unknown("synthetic_field", "a future campaign"); + let err = std::panic::catch_unwind(|| *u.get()).expect_err("must panic"); let msg = err .downcast_ref::() .expect("the panic payload is the message"); - assert_eq!(parse_unresolved(msg), Some("nan_propagation")); + assert_eq!(parse_unresolved(msg), Some("synthetic_field")); assert!( - msg.contains("vector family F2"), + msg.contains("a future campaign"), "the message names what resolves it: {msg}" ); } @@ -595,32 +725,24 @@ mod tests { ); } } - let resolved: Vec<_> = inv + let unresolved: Vec<_> = inv .iter() - .filter(|(_, _, c)| c.is_some()) + .filter(|(_, _, c)| c.is_none()) .map(|(n, ..)| *n) .collect(); - assert_eq!( - resolved, - vec![ - "madd_fused", - "conversion_scale", - "float_to_int_out_of_range", - "float_to_int_nan", - "utrunc_negative", - "fsr_sticky", - "snan_compare_signals", - ], - "the settled list is pinned so a field cannot acquire a value \ - quietly; if this changed, the new entry needs a citation and an \ - ADR row" + assert!( + unresolved.is_empty(), + "after the P6 campaign every field is measured; {unresolved:?} \ + lost its citation" ); } /// Every settled row must say *where* it came from, and the two provenances - /// have to stay distinguishable: a manual reading is falsifiable by the P6 - /// campaign, a silicon measurement is the campaign. Collapsing them would - /// hide which claims the board has actually tested. + /// have to stay distinguishable: a manual reading is falsifiable by the + /// campaign, a silicon measurement *is* the campaign. After P6 the split + /// is pinned: four rows stand on the manual (each silicon-confirmed by + /// the families run), thirteen on silicon — including the two rows where + /// silicon falsified the manual. #[test] fn settled_rows_declare_manual_or_silicon_provenance() { let p = FpPolicy::m6(); @@ -636,8 +758,29 @@ mod tests { panic!("{name}'s citation names neither the manual nor a desk session: {c}"); } } - assert_eq!(from_silicon, vec!["fsr_sticky"]); - assert_eq!(from_manual.len(), 6, "manual-sourced rows: {from_manual:?}"); + assert_eq!( + from_manual, + vec![ + "madd_fused", + "conversion_scale", + "float_to_int_out_of_range", + "float_to_int_nan", + ], + "manual-sourced rows are pinned" + ); + assert_eq!(from_silicon.len(), 13, "silicon rows: {from_silicon:?}"); + // The falsified rows must say so, loudly and durably. + for name in ["utrunc_negative", "snan_compare_signals", "fsr_flag_bits"] { + let (_, _, cite) = p + .inventory() + .into_iter() + .find(|(n, ..)| *n == name) + .unwrap(); + assert!( + cite.unwrap().contains("FALSIFIED"), + "{name} falsified the RM and its citation must record that" + ); + } // A manual citation without a page number is not a citation. for (name, _, cite) in p.inventory() { if let Some(c) = cite diff --git a/lp-xt/lp-xt-emu/src/fp_rom.rs b/lp-xt/lp-xt-emu/src/fp_rom.rs new file mode 100644 index 000000000..7be3ed48f --- /dev/null +++ b/lp-xt/lp-xt-emu/src/fp_rom.rs @@ -0,0 +1,639 @@ +//! The measured semantics of the Xtensa FPU's divide/sqrt building blocks: +//! the estimate lookup ROMs and the helper instructions around them. +//! +//! # Provenance — silicon, exhaustively +//! +//! **Everything in this file is measured, not sourced from any document.** The +//! ISA Reference Manual's Table 4-46 does not list these instructions, and the +//! license rules keep binutils/GCC/QEMU source off the table — so the M6 P6 +//! campaign read the behavior off the desk ESP32-S3 directly: +//! +//! - Board: ESP32-S3 chip rev v0.2, MAC `d8:3b:da:47:29:70`, 16 MB flash. +//! - ROMs: `tests/fixtures/fp/captures/tables.txt` — 60 run-length-encoded +//! sweeps of the full 2²³ significand space over 15 `(sign, exponent)` +//! planes per op, 2026-07-31, firmware commit `4e7a3da28728`. The model +//! below reproduces **every run of every sweep exactly** +//! (`tests/fp_silicon_replay.rs`). +//! - Helper semantics: `tests/fixtures/fp/captures/helpers.txt` — 5 328 probe +//! points. `nexp01.s`, `mksadj.s`, `mkdadj.s`, `addexp.s`, `addexpm.s` and +//! `maddn.s` reproduce **all** of their probe rows; `divn.s` is exact on the +//! divide-sequence envelope (see its doc comment for the honest caveat). +//! +//! # The three ROMs +//! +//! Sixty sweeps, but only three underlying ROMs: `recip0.s` and `div0.s` read +//! the same 128-entry table (7 index bits — the top 7 significand bits), and +//! `rsqrt0.s`/`sqrt0.s` share a pair of 64-entry tables selected by the +//! *biased exponent's parity* (6 index bits). Entries carry exactly 7 result +//! bits, placed at `frac[22:16]`. +//! +//! Denormal inputs are **normalized first** (the index is taken from the +//! normalized significand, and the exponent arithmetic continues below biased +//! zero) — measured directly: the denormal planes' run boundaries shrink to +//! `0x4000`/single-significand granularity exactly as normalization predicts. + +/// `recip0.s` / `div0.s` shared ROM: `frac[22:16]` by `significand[22:16]`. +pub const RECIP_DIV_ROM: [u8; 128] = [ + 0x7f, 0x7d, 0x7b, 0x79, 0x77, 0x75, 0x74, 0x72, 0x70, 0x6e, 0x6d, 0x6b, 0x69, 0x68, 0x66, 0x64, + 0x63, 0x61, 0x60, 0x5e, 0x5d, 0x5b, 0x5a, 0x58, 0x57, 0x55, 0x54, 0x53, 0x51, 0x50, 0x4f, 0x4d, + 0x4c, 0x4b, 0x4a, 0x48, 0x47, 0x46, 0x45, 0x44, 0x42, 0x41, 0x40, 0x3f, 0x3e, 0x3d, 0x3c, 0x3b, + 0x3a, 0x39, 0x38, 0x37, 0x36, 0x35, 0x34, 0x33, 0x32, 0x31, 0x30, 0x2f, 0x2e, 0x2d, 0x2c, 0x2b, + 0x2a, 0x29, 0x28, 0x28, 0x27, 0x26, 0x25, 0x24, 0x23, 0x23, 0x22, 0x21, 0x20, 0x1f, 0x1f, 0x1e, + 0x1d, 0x1c, 0x1c, 0x1b, 0x1a, 0x19, 0x19, 0x18, 0x17, 0x17, 0x16, 0x15, 0x15, 0x14, 0x13, 0x13, + 0x12, 0x11, 0x11, 0x10, 0x0f, 0x0f, 0x0e, 0x0e, 0x0d, 0x0c, 0x0c, 0x0b, 0x0b, 0x0a, 0x09, 0x09, + 0x08, 0x08, 0x07, 0x07, 0x06, 0x05, 0x05, 0x04, 0x04, 0x03, 0x03, 0x02, 0x02, 0x01, 0x01, 0x01, +]; + +/// `rsqrt0.s` / `sqrt0.s` shared ROM for **odd** biased exponents: +/// `frac[22:16]` by `significand[22:17]`. +pub const RSQRT_SQRT_ODD_ROM: [u8; 64] = [ + 0x7f, 0x7d, 0x7b, 0x79, 0x77, 0x76, 0x74, 0x72, 0x71, 0x6f, 0x6d, 0x6c, 0x6a, 0x69, 0x67, 0x66, + 0x64, 0x63, 0x61, 0x60, 0x5f, 0x5d, 0x5c, 0x5b, 0x5a, 0x58, 0x57, 0x56, 0x55, 0x54, 0x53, 0x52, + 0x50, 0x4f, 0x4e, 0x4d, 0x4c, 0x4b, 0x4a, 0x49, 0x48, 0x47, 0x46, 0x46, 0x45, 0x44, 0x43, 0x42, + 0x41, 0x40, 0x3f, 0x3f, 0x3e, 0x3d, 0x3c, 0x3b, 0x3b, 0x3a, 0x39, 0x38, 0x38, 0x37, 0x36, 0x35, +]; + +/// `rsqrt0.s` / `sqrt0.s` shared ROM for **even** biased exponents. +pub const RSQRT_SQRT_EVEN_ROM: [u8; 64] = [ + 0x34, 0x33, 0x32, 0x30, 0x2f, 0x2e, 0x2c, 0x2b, 0x2a, 0x29, 0x28, 0x27, 0x26, 0x25, 0x23, 0x22, + 0x21, 0x20, 0x1f, 0x1e, 0x1e, 0x1d, 0x1c, 0x1b, 0x1a, 0x19, 0x18, 0x17, 0x17, 0x16, 0x15, 0x14, + 0x13, 0x13, 0x12, 0x11, 0x10, 0x10, 0x0f, 0x0e, 0x0e, 0x0d, 0x0c, 0x0c, 0x0b, 0x0a, 0x0a, 0x09, + 0x09, 0x08, 0x07, 0x07, 0x06, 0x06, 0x05, 0x04, 0x04, 0x03, 0x03, 0x02, 0x02, 0x01, 0x01, 0x00, +]; + +const SIGN: u32 = 0x8000_0000; +const EXP: u32 = 0x7F80_0000; +const FRAC: u32 = 0x007F_FFFF; + +/// FSR flags an operation raised, to be OR-ed into the sticky register. +pub type FsrBits = u32; + +#[inline] +fn exp_of(v: u32) -> i32 { + ((v >> 23) & 0xFF) as i32 +} + +#[inline] +fn frac_of(v: u32) -> u32 { + v & FRAC +} + +#[inline] +fn is_nan(v: u32) -> bool { + v & EXP == EXP && v & FRAC != 0 +} + +#[inline] +fn is_inf(v: u32) -> bool { + v & EXP == EXP && v & FRAC == 0 +} + +#[inline] +fn is_zero(v: u32) -> bool { + v & !SIGN == 0 +} + +/// Normalize a nonzero finite value: `(biased exponent, 24-bit significand)`. +/// Denormals continue below biased zero, which is exactly what the measured +/// denormal-plane behavior requires. +fn norm(v: u32) -> (i32, u32) { + let (e, f) = (exp_of(v), frac_of(v)); + if e != 0 { + return (e, 0x0080_0000 | f); + } + let shift = f.leading_zeros() as i32 - 8; + (1 - shift, f << shift) +} + +/// Encode `(sign, biased exponent, 24-bit significand)`, denormalizing by a +/// truncating right-shift below biased 1 and saturating to infinity at 255 — +/// both behaviors measured on the `exp = 253/254` and denormal-input planes. +fn encode(sign: u32, e: i32, sig: u32) -> u32 { + if e >= 255 { + return sign | EXP; + } + if e <= 0 { + let shift = 1 - e; + if shift > 31 { + return sign; + } + return sign | (sig >> shift); + } + sign | ((e as u32) << 23) | (sig & FRAC) +} + +/// `recip0.s` — reciprocal estimate. +/// +/// Measured behavior: `±0 → ±inf` (+ divide-by-zero flag), `±inf → ±0`, +/// NaN → NaN with payload `(implied1 | ROM) >> 1` (quiet bit set by the +/// shifted-in implied 1); otherwise `exponent → 253 − e`, ROM significand, +/// with subnormal/overflow encoding at the range edges. +pub fn recip0(v: u32) -> (u32, FsrBits) { + let sgn = v & SIGN; + if is_nan(v) { + let payload = (0x0080_0000 | rom_recip(frac_of(v) >> 16)) >> 1; + return (sgn | EXP | payload, 0); + } + if is_inf(v) { + return (sgn, 0); + } + if is_zero(v) { + // No divide-by-zero flag: the sequences' Z flag comes from + // `mkdadj.s`, and the 0/0 rows (INVALID only, no Z) falsify any + // flag here. P1's coarse 0x400 reading is attributable to its + // mkdadj probe; the estimate-on-zero flag question is recorded as + // not separably probed. + return (sgn | EXP, 0); + } + let (e, sig) = norm(v); + let idx = (sig >> 16) & 0x7F; + (encode(sgn, 253 - e, 0x0080_0000 | rom_recip(idx)), 0) +} + +/// `div0.s` — divide-sequence seed: same ROM as `recip0.s`, but the output +/// exponent carries only the input exponent's **parity** (`125 + (e & 1)`); +/// the divide sequence reconstructs the true exponent through `mkdadj.s`. +/// No special classes at all — NaN and infinity go straight through the +/// table (measured on the `exp = 255` planes), and zero reads the table's +/// first entry (+ divide-by-zero flag). +pub fn div0(v: u32) -> (u32, FsrBits) { + let sgn = v & SIGN; + if is_zero(v) { + // Flag-free, like every estimate: the x/0 sequences' Z flag is + // mkdadj.s's, not this instruction's (see recip0). + return (sgn | (126 << 23) | rom_recip(0), 0); + } + if exp_of(v) == 255 { + let idx = frac_of(v) >> 16; + return (sgn | (126 << 23) | rom_recip(idx), 0); + } + let (e, sig) = norm(v); + let idx = (sig >> 16) & 0x7F; + let oe = (125 + (e & 1)) as u32; + (sgn | (oe << 23) | rom_recip(idx), 0) +} + +/// `rsqrt0.s` — reciprocal-square-root estimate. Parity-selected ROM, +/// `exponent → (380 − e) >> 1`; `+inf → +0`, `±0 → ±inf` (+ divide-by-zero), +/// and NaN or negative input → **quieted** NaN carrying the table value +/// (`| 0x400000` — which is why the negative plane appears to "restart" at +/// table entries below `0x40`). +pub fn rsqrt0(v: u32) -> (u32, FsrBits) { + let sgn = v & SIGN; + if is_zero(v) { + return (sgn | EXP, 0); + } + if sgn != 0 { + let payload = if exp_of(v) == 255 { + rom_rsqrt_odd(frac_of(v) >> 17) + } else { + let (e, sig) = norm(v); + rom_rsqrt(e, (sig >> 17) & 0x3F) + }; + return (sgn | EXP | 0x0040_0000 | payload, 0); + } + if is_inf(v) { + return (sgn, 0); + } + if is_nan(v) { + return (sgn | EXP | 0x0040_0000 | rom_rsqrt_odd(frac_of(v) >> 17), 0); + } + let (e, sig) = norm(v); + let idx = (sig >> 17) & 0x3F; + ( + encode(sgn, (380 - e) >> 1, 0x0080_0000 | rom_rsqrt(e, idx)), + 0, + ) +} + +/// `sqrt0.s` — square-root-sequence seed. Pure parity-ROM transform: the +/// output exponent is **always 126** and the sign passes through — even for +/// NaN, infinity and zero inputs (measured; the sequence's specials come from +/// `mksadj.s`, not from here). +pub fn sqrt0(v: u32) -> (u32, FsrBits) { + let sgn = v & SIGN; + let payload = if exp_of(v) == 255 { + rom_rsqrt_odd(frac_of(v) >> 17) + } else if is_zero(v) { + rom_rsqrt(0, 0) + } else { + let (e, sig) = norm(v); + rom_rsqrt(e, (sig >> 17) & 0x3F) + }; + (sgn | (126 << 23) | payload, 0) +} + +#[inline] +fn rom_recip(idx: u32) -> u32 { + u32::from(RECIP_DIV_ROM[(idx & 0x7F) as usize]) << 16 +} + +#[inline] +fn rom_rsqrt(e: i32, idx: u32) -> u32 { + if e & 1 != 0 { + rom_rsqrt_odd(idx) + } else { + u32::from(RSQRT_SQRT_EVEN_ROM[(idx & 0x3F) as usize]) << 16 + } +} + +#[inline] +fn rom_rsqrt_odd(idx: u32) -> u32 { + u32::from(RSQRT_SQRT_ODD_ROM[(idx & 0x3F) as usize]) << 16 +} + +// --------------------------------------------------------------------------- +// The divide/sqrt helper instructions +// --------------------------------------------------------------------------- + +/// `nexp01.s` — normalize-and-negate: the significand mapped into `[1, 4)` by +/// the biased exponent's parity (odd → `[2, 4)`), with the **sign inverted**. +/// NaN passes through with only its sign flipped (payload untouched, sNaN +/// stays signalling); zero and infinity map to `∓1.0`. Never sets a flag. +pub fn nexp01(s: u32) -> u32 { + if is_nan(s) { + return s ^ SIGN; + } + let sgn = (s ^ SIGN) & SIGN; + if is_zero(s) || is_inf(s) { + return sgn | 0x3F80_0000; + } + let (e, sig) = norm(s); + let odd = ((e - 127) & 1) as u32; + sgn | ((127 + odd) << 23) | (sig & FRAC) +} + +/// The `mksadj.s`/`mkdadj.s` encoding: an exponent adjustment `A` split into +/// two mod-256 byte fields — `A mod 32` scaled by 8 into the **exponent** +/// field (consumed by `addexp.s`) and `A >> 5` scaled by 8 into `frac[21:14]` +/// (consumed by `addexpm.s`, whose `+129` bias cancels the `127 + …` here). +/// `frac[15:14]` is always `0b11`. Special results are encoded as `m = 223` +/// with a class code in the exponent field. +fn adj_encode(exp_field: i32, m: i32) -> u32 { + (((exp_field & 0xFF) as u32) << 23) | (((m & 0xFF) as u32) << 14) | 0xC000 +} + +fn adj_split(a: i32) -> u32 { + adj_encode(127 + 8 * (a.rem_euclid(32)), 127 + 8 * (a.div_euclid(32))) +} + +/// Result-class codes for the special encodings (`m = 223`), measured: +/// `127 + 8·{+0, −0, +inf, −inf, +NaN, −NaN}`. +fn adj_class(code: i32) -> u32 { + adj_encode(127 + 8 * code, 223) +} + +/// `mksadj.s` — the square-root sequence's exponent adjustment: +/// `A = ⌊(e − 127) / 2⌋` for positive finite input; class encodings for +/// zero/infinity/negative/NaN. Sets INVALID for negative (including −inf) +/// and signalling-NaN inputs — but not for quiet NaN or −0. +pub fn mksadj(s: u32) -> (u32, FsrBits) { + let invalid = crate::cpu::FSR_INVALID; + if is_zero(s) { + return (adj_class(if s >> 31 != 0 { 1 } else { 0 }), 0); + } + if is_nan(s) { + let signalling = s & 0x0040_0000 == 0; + return (adj_class(4), if signalling { invalid } else { 0 }); + } + if s >> 31 != 0 { + return (adj_class(4), invalid); + } + if is_inf(s) { + return (adj_class(2), 0); + } + let (e, _) = norm(s); + (adj_split((e - 127).div_euclid(2)), 0) +} + +/// `mkdadj.s fr, fs` — the divide sequence's exponent adjustment, where `fr` +/// holds the **denominator** and `fs` the **numerator** (that is how the +/// toolchain's `__divsf3` stages it). For finite nonzero operands +/// `A = 2⌊(e_num − 127)/2⌋ − 2⌊(e_den − 127)/2⌋` — only the even parts, +/// because `nexp01.s`/`div0.s` carry both parities in the significand path. +/// Class encodings otherwise, with the result sign `sign_num ^ sign_den`. +/// Flags: divide-by-zero for `finite/0`, INVALID for `0/0`, `inf/inf`, or a +/// signalling-NaN operand. +pub fn mkdadj(den: u32, num: u32) -> (u32, FsrBits) { + let rs = ((den ^ num) >> 31) as i32; + let nan_in = is_nan(den) || is_nan(num); + let snan_in = + (is_nan(den) && den & 0x0040_0000 == 0) || (is_nan(num) && num & 0x0040_0000 == 0); + if nan_in || (is_zero(num) && is_zero(den)) || (is_inf(num) && is_inf(den)) { + let invalid = if !nan_in || snan_in { + crate::cpu::FSR_INVALID + } else { + 0 + }; + return (adj_class(4 + rs), invalid); + } + if is_zero(num) || is_inf(den) { + return (adj_class(rs), 0); + } + if is_inf(num) || is_zero(den) { + // IEEE's divide-by-zero condition, measured: the flag is for a + // FINITE nonzero dividend over zero. inf/0 is an exact infinity and + // raises nothing (the inf/±0 sequence rows read FSR 0). + let dbz = if is_zero(den) && !is_inf(num) { + crate::cpu::FSR_DIV_BY_ZERO + } else { + 0 + }; + return (adj_class(2 + rs), dbz); + } + let (en, _) = norm(num); + let (ed, _) = norm(den); + let a = 2 * (en - 127).div_euclid(2) - 2 * (ed - 127).div_euclid(2); + (adj_split(a), 0) +} + +/// `addexp.s fr, fs` — pure bit operation: `fr.exp += e_s − 127 (mod 256)`, +/// `fr.sign ^= fs.sign`; the fraction is untouched. Never sets a flag. +pub fn addexp(r: u32, s: u32) -> u32 { + let d = exp_of(s) - 127; + let ne = ((exp_of(r) + d) & 0xFF) as u32; + (r ^ (s & SIGN)) & !EXP | (ne << 23) +} + +/// `addexpm.s fr, fs` — the other half of the split encoding: +/// `fr.sign ^= fs.frac[22]`, `fr.exp += 129 + fs.frac[21:14] (mod 256)`. +/// Never sets a flag. +pub fn addexpm(r: u32, s: u32) -> u32 { + let m = ((frac_of(s) >> 14) & 0xFF) as i32; + let flip = (frac_of(s) >> 22) & 1; + let ne = ((exp_of(r) + 129 + m) & 0xFF) as u32; + (r ^ (flip << 31)) & !EXP | (ne << 23) +} + +/// `divn.s fr, fs, ft` — the sequences' final correctly-rounded step, and the +/// piece that reassembles `mkdadj.s`/`mksadj.s`'s split exponent encoding. +/// +/// Measured semantics (fitted on the sequence-instrumented operand dumps and +/// validated against the probe grid and all 272 end-to-end sequence rows): +/// +/// 1. Both `fr`'s and `ft`'s exponents are **decomposed** as +/// `exc = 8k + p` with `p ∈ [-4, 3]`, where `exc` is the biased-exponent +/// excess over 127 **sign-extended as an 8-bit value** (so exponent field +/// 255 reads as −128, which is why a NaN accumulator underflows to zero). +/// 2. The value computed is `(sig_r·2^p_r + fs · sig_t·2^p_t) · 2^A` with +/// `A = 32·k_r + (k_t mod 32)` — exactly undoing the `8·(A mod 32)` / +/// `8·(A div 32)` split that `addexp.s`/`addexpm.s` applied. `fs` is used +/// at face value; both `sig` terms get the implied 1 forced regardless of +/// the exponent field (a zero or denormal encoding reads as `1.frac`). +/// 3. The sum is rounded once to f32, round-to-nearest-even with the exact +/// residual as sticky — which is what makes the divide sequence correctly +/// rounded. INEXACT/UNDERFLOW/OVERFLOW are raised accordingly; INVALID +/// never is. +/// 4. An **exactly cancelling** sum does not produce zero: silicon returns +/// `+2^(A-50)` — the 50-bit normalization window running off the end. +pub fn divn(r: u32, s: u32, t: u32) -> (u32, FsrBits) { + #[inline] + fn exc8(v: u32) -> i32 { + ((((v >> 23) & 0xFF) as i32 - 127 + 128) & 0xFF) - 128 + } + #[inline] + fn split(exc: i32) -> (i32, i32) { + let k = (exc + 4).div_euclid(8); + (k, exc - 8 * k) + } + #[inline] + fn signed_sig(v: u32, p: i32) -> f64 { + let sig = f64::from(0x0080_0000 | (v & FRAC)) / f64::from(0x0080_0000u32); + let m = sig * (p as f64).exp2(); + if v & SIGN != 0 { -m } else { m } + } + + // A NaN in `fs` propagates — it is the one operand divn uses at face + // value, and the x/NaN sequence rows show its bits (sign and payload + // included) coming straight through with no flags. `fr` and `ft` NaN + // *encodings* do not propagate: their exponent fields read as −128 and + // their significands as numbers, exactly like every other bit pattern + // (measured in the round-1 probe grid). + if (s & EXP) == EXP && (s & FRAC) != 0 { + return (s | 0x0040_0000, 0); + } + + let (kr, pr) = split(exc8(r)); + let (kt, pt) = split(exc8(t)); + let a = 32 * kr + kt.rem_euclid(32); + + // The class window. mkdadj.s/mksadj.s encode special results as m = 223 + // (which addexpm.s turns into a +96 exponent kick, i.e. k_r = 12 → + // A = 384) plus a class code in k_t: measured across the F5 sequence + // sweep, A − 384 ∈ {0,1} produces a zero, {2,3} an infinity — both taking + // the sign of the sum — and {4,5} the canonical quiet NaN with INVALID. + // The window edges beyond the six codes are unreachable from the + // sequences and are recorded as unprobed in the campaign record. + if (384..390).contains(&a) { + // The code's low bit IS the result sign (mkdadj/mksadj folded the + // operand signs into the code) — the operand signs at divn are + // ignored, which is what sqrt(-0) = -0 pins: its sum is positive + // but its class code is 1. + let code = a - 384; + let sign = ((code & 1) as u32) << 31; + return match code / 2 { + 0 => (sign, 0), + 1 => (sign | EXP, 0), + _ => (0x7FC0_0000, crate::cpu::FSR_INVALID), + }; + } + + let q = signed_sig(r, pr); + // `fs` at face value. Zero/denormal encodings still get the implied 1 — + // measured on the t-operand; fs in the sequences is a rounded remainder + // and always a true value, so the same reading is used. + let sv = f64::from(f32::from_bits(s)); + let corr_mag = signed_sig(t, pt); + let (head, residual) = { + // Both terms are exact in f64 (24-bit and 48-bit significands). + let prod = sv * corr_mag; + let sum = q + prod; + let bb = sum - q; + let err = (q - (sum - bb)) + (prod - bb); + (sum, err) + }; + + if head == 0.0 && residual == 0.0 { + // Exact cancellation: the 50-bit normalization window runs dry and + // silicon emits +2^(A-50). + let e32 = a - 50 + 127; + return (encode(0, e32, 0x0080_0000), 0); + } + + let (bits, fsr) = round_scaled_rne(head, residual, a); + (bits, fsr) +} + +/// Round `(head + residual) · 2^scale` to f32, round-to-nearest-even with the +/// residual as the tie-breaking sticky, across the full f32 range (subnormals, +/// overflow). Returns the bits and the I/U/O flags of the rounding. +fn round_scaled_rne(head: f64, residual: f64, scale: i32) -> (u32, FsrBits) { + let sign = if head < 0.0 || (head == 0.0 && head.is_sign_negative()) { + 1u32 + } else { + 0 + }; + if head == 0.0 { + // Residual-only value: far below every grid; rounds to ±0, inexact + // if the residual is real. + let fsr = if residual != 0.0 { + crate::cpu::FSR_INEXACT | crate::cpu::FSR_UNDERFLOW + } else { + 0 + }; + return ((sign << 31) | 0, fsr); + } + let hb = head.abs().to_bits(); + let e2 = ((hb >> 52) & 0x7FF) as i32 - 1023; + let m = (hb & 0xF_FFFF_FFFF_FFFF) | (1 << 52); + // Residual direction in magnitude terms. + let mdir = if sign == 1 { + -sign_of(residual) + } else { + sign_of(residual) + }; + + let e32 = e2 + 127 + scale; + // Bits below the target grid: 29 for a normal result, more when + // subnormal. + let drop = if e32 >= 1 { 29 } else { 29 + (1 - e32) }; + if e32 >= 255 + 1 || drop >= 64 { + return extreme_rne(sign, e32 >= 255); + } + let kept = m >> drop; + let dropped = m & ((1u64 << drop) - 1); + let half = 1u64 << (drop - 1); + let round_up = match dropped.cmp(&half) { + core::cmp::Ordering::Greater => true, + core::cmp::Ordering::Less => false, + core::cmp::Ordering::Equal => match mdir { + 1 => true, + -1 => false, + _ => kept & 1 == 1, // ties to even + }, + }; + let mut sig = kept + u64::from(round_up); + let mut e32 = e32; + let inexact = dropped != 0 || residual != 0.0; + if e32 >= 1 { + if sig == 1 << 24 { + sig = 1 << 23; + e32 += 1; + } + if e32 >= 255 { + return extreme_rne(sign, true); + } + let bits = (sign << 31) | ((e32 as u32) << 23) | ((sig as u32) & FRAC); + let fsr = if inexact { crate::cpu::FSR_INEXACT } else { 0 }; + return (bits, fsr); + } + // Subnormal grid; `sig` reaching 2^23 is exactly the smallest normal. + let bits = (sign << 31) | (sig as u32); + let fsr = if inexact { + let tiny = (sig as u32) < (1 << 23); + crate::cpu::FSR_INEXACT | if tiny { crate::cpu::FSR_UNDERFLOW } else { 0 } + } else { + 0 + }; + (bits, fsr) +} + +fn extreme_rne(sign: u32, huge: bool) -> (u32, FsrBits) { + if huge { + ( + (sign << 31) | EXP, + crate::cpu::FSR_INEXACT | crate::cpu::FSR_OVERFLOW, + ) + } else { + ( + sign << 31, + crate::cpu::FSR_INEXACT | crate::cpu::FSR_UNDERFLOW, + ) + } +} + +fn sign_of(x: f64) -> i32 { + if x > 0.0 { + 1 + } else if x < 0.0 { + -1 + } else { + 0 + } +} + +#[cfg(test)] +mod tests { + use super::*; + + /// A handful of pinned silicon values, transcribed by hand from the + /// captures — the exhaustive checks live in `tests/fp_silicon_replay.rs`, + /// but these keep the module self-evidently wired even without fixtures. + #[test] + fn pinned_silicon_samples() { + assert_eq!(recip0(0x3F80_0000).0, 0x3F7F_0000, "recip0(1.0)"); + assert_eq!(recip0(0x7F80_0000).0, 0x0000_0000, "recip0(inf) = 0"); + assert_eq!(recip0(0x0000_0000), (0x7F80_0000, 0)); + assert_eq!( + recip0(0x7E80_0000).0, + 0x007F_8000, + "recip0 at exp 253 denormalizes" + ); + assert_eq!( + div0(0x7FC0_0000).0, + 0x3F2A_0000, + "div0(NaN) goes through the table" + ); + assert_eq!( + rsqrt0(0xBF80_0000).0, + 0xFFFF_0000, + "rsqrt0(-1) = quieted table NaN" + ); + assert_eq!(rsqrt0(0x3F80_0000).0, 0x3F7F_0000, "rsqrt0(1.0)"); + assert_eq!( + sqrt0(0x7F80_0000).0, + 0x3F7F_0000, + "sqrt0(inf) is just the table" + ); + assert_eq!(sqrt0(0x4000_0000).0, 0x3F34_0000, "sqrt0(2.0) even ROM"); + assert_eq!(nexp01(0x4049_0FDB), 0xC049_0FDB, "nexp01(pi) = -pi"); + assert_eq!(nexp01(0x3F00_0000), 0xC000_0000, "nexp01(0.5) = -2.0"); + assert_eq!( + nexp01(0x7FD5_AA55), + 0xFFD5_AA55, + "nexp01 flips only the NaN sign" + ); + assert_eq!(mksadj(0x3F80_0000).0, 0x3F9F_C000, "mksadj(1.0)"); + assert_eq!( + mksadj(0xBF80_0000), + (0x4FB7_C000, crate::cpu::FSR_INVALID), + "mksadj(-1) = NaN class + INVALID" + ); + assert_eq!( + mkdadj(0x3F80_0000, 0x3F00_0000).0, + 0x379D_C000, + "mkdadj(1.0, 0.5)" + ); + assert_eq!( + mkdadj(0x1234_5678, 0x3F80_0000).0, + 0x2FA3_C000, + "mkdadj far exponents" + ); + assert_eq!(addexp(0x1234_5678, 0x1F80_0000), 0x7234_5678, "addexp -64"); + assert_eq!( + addexpm(0x1234_5678, 0x4049_0FDB), + 0xE4B4_5678, + "addexpm from pi's frac" + ); + } + + /// The three ROM shapes: 7 significant bits each, monotone non-increasing + /// (they approximate decreasing functions of the significand). + #[test] + fn rom_shape_invariants() { + assert!(RECIP_DIV_ROM.windows(2).all(|w| w[0] >= w[1])); + assert!(RSQRT_SQRT_ODD_ROM.windows(2).all(|w| w[0] >= w[1])); + assert!(RSQRT_SQRT_EVEN_ROM.windows(2).all(|w| w[0] >= w[1])); + assert!(RECIP_DIV_ROM.iter().all(|&e| e < 0x80)); + } +} diff --git a/lp-xt/lp-xt-emu/src/lib.rs b/lp-xt/lp-xt-emu/src/lib.rs index 4286dff00..3d00ec505 100644 --- a/lp-xt/lp-xt-emu/src/lib.rs +++ b/lp-xt/lp-xt-emu/src/lib.rs @@ -43,6 +43,7 @@ pub mod emu; pub mod error; pub mod fp_capture; pub mod fp_policy; +pub mod fp_rom; pub mod memory; pub mod trace; diff --git a/lp-xt/lp-xt-emu/tests/fixtures/fp/captures/README.md b/lp-xt/lp-xt-emu/tests/fixtures/fp/captures/README.md new file mode 100644 index 000000000..50838f9b3 --- /dev/null +++ b/lp-xt/lp-xt-emu/tests/fixtures/fp/captures/README.md @@ -0,0 +1,36 @@ +# M6 P6 silicon captures + +The behavior contract these captures back is +`docs/adr/2026-07-31-xtensa-fp-behavior-contract.md`; the row-by-row triage +that produced them is `p6-campaign-results.md` in the M6 planning directory. + +Verbatim serial transcripts (filtered to their `[FPCONF]` lines) from the +hardware conformance campaign, desk session **2026-07-31**: + +| File | Contents | +|---|---| +| `tables.txt` | 60 run-length-encoded estimate-ROM sweeps: the full 2²³ significand space over 15 `(sign, exponent)` planes for each of `recip0.s` / `rsqrt0.s` / `sqrt0.s` / `div0.s` | +| `helpers.txt` | 5 328 divide-step helper probes (`nexp01.s`, `mksadj.s`, `mkdadj.s`, `addexp.s`, `addexpm.s`, `maddn.s`, `divn.s`, plus `madd.s` as the contrast row) and the sixteen `const.s` outputs | +| `families.txt` | All 5 630 conformance vectors of the six families — result bits **and** FSR | + +## Board identity + +- XIAO-class ESP32-S3 devkit, chip rev **v0.2**, MAC **d8:3b:da:47:29:70** +- 16 MB flash, always flashed `--flash-size 8mb` +- Port at capture time `/dev/cu.usbmodem1201` — ports renumber; identify by MAC +- Firmware commit `4e7a3da28728`, feature `test_xt_fp_conformance` +- Toolchain: espup `esp-14.2.0_20240906` (`xtensa-esp32s3-elf-gcc` 14.2.0) + +## Rules + +- **Never edit a capture.** These are measurements. A replay mismatch + (`tests/fp_silicon_replay.rs`) is an emulator regression, never a reason to + touch the transcript. +- **The promotion direction was one-way and is over.** The emulator's + predictions were committed *before* these captures existed and diffed + against them; only after triage did measured values flow into the model. + That order is what made the comparison meaningful. Do not generalize it: + refreshing any golden from device output downstream inverts a test into a + tautology that passes forever (see `lpvm-native/src/xt_corpus.rs`). +- A regenerated corpus (`UPDATE_FP_GOLDENS=1`) regenerates **predictions from + the emulator** — never from these files. diff --git a/lp-xt/lp-xt-emu/tests/fixtures/fp/captures/families.txt b/lp-xt/lp-xt-emu/tests/fixtures/fp/captures/families.txt new file mode 100644 index 000000000..9f0a473b2 --- /dev/null +++ b/lp-xt/lp-xt-emu/tests/fixtures/fp/captures/families.txt @@ -0,0 +1,738 @@ +[FPCONF] BEGIN +[FPCONF] build commit=4e7a3da28728 dirty=false profile=release-esp32s3 +[FPCONF] chip=esp32s3 arch=xtensa +[FPCONF] cpenable before=0x000000ff after=0x00000001 +[FPCONF] fcr-reset=0x00000000 fsr-reset=0x00000000 +[FPCONF] fingerprint=0xa0a36dc3 total=5630 +[FPCONF] mode=families family=all limit=0 +[FPCONF] plan F1 rounding count=2592 +[FPCONF] plan F2 nan_payload count=658 +[FPCONF] plan F3 denormal count=350 +[FPCONF] plan F4 signed_zero count=206 +[FPCONF] plan F5 div_sqrt count=1296 +[FPCONF] plan F6 convert count=528 +[FPCONF] FAMILY rounding label=F1 count=2592 of=2592 +[FPCONF] D rounding 00000 3f800000:00000080 3f800000:00000080 3f800001:00000080 bf800000:00000080 bf800000:00000080 bf800001:00000080 3f800002:00000080 3f800001:00000080 +[FPCONF] D rounding 00008 3f800002:00000080 bf800002:00000080 bf800001:00000080 bf800002:00000080 3fc00000:00000080 3fc00000:00000080 3fc00001:00000080 bfc00000:00000080 +[FPCONF] D rounding 00016 bfc00000:00000080 bfc00001:00000080 40000000:00000080 3fffffff:00000080 40000000:00000080 c0000000:00000080 bfffffff:00000080 c0000000:00000080 +[FPCONF] D rounding 00024 3f800002:00000080 3f800002:00000080 3f800003:00000080 bf800002:00000080 bf800002:00000080 bf800003:00000080 3f800004:00000080 3f800003:00000080 +[FPCONF] D rounding 00032 3f800004:00000080 bf800004:00000080 bf800003:00000080 bf800004:00000080 41000000:00000080 41000000:00000080 41000001:00000080 c1000000:00000080 +[FPCONF] D rounding 00040 c1000000:00000080 c1000001:00000080 41000002:00000080 41000001:00000080 41000002:00000080 c1000002:00000080 c1000001:00000080 c1000002:00000080 +[FPCONF] D rounding 00048 41400000:00000080 41400000:00000080 41400001:00000080 c1400000:00000080 c1400000:00000080 c1400001:00000080 41800000:00000080 417fffff:00000080 +[FPCONF] D rounding 00056 41800000:00000080 c1800000:00000080 c17fffff:00000080 c1800000:00000080 41000002:00000080 41000002:00000080 41000003:00000080 c1000002:00000080 +[FPCONF] D rounding 00064 c1000002:00000080 c1000003:00000080 41000004:00000080 41000003:00000080 41000004:00000080 c1000004:00000080 c1000003:00000080 c1000004:00000080 +[FPCONF] D rounding 00072 32000000:00000080 32000000:00000080 32000001:00000080 b2000000:00000080 b2000000:00000080 b2000001:00000080 32000002:00000080 32000001:00000080 +[FPCONF] D rounding 00080 32000002:00000080 b2000002:00000080 b2000001:00000080 b2000002:00000080 32400000:00000080 32400000:00000080 32400001:00000080 b2400000:00000080 +[FPCONF] D rounding 00088 b2400000:00000080 b2400001:00000080 32800000:00000080 327fffff:00000080 32800000:00000080 b2800000:00000080 b27fffff:00000080 b2800000:00000080 +[FPCONF] D rounding 00096 32000002:00000080 32000002:00000080 32000003:00000080 b2000002:00000080 b2000002:00000080 b2000003:00000080 32000004:00000080 32000003:00000080 +[FPCONF] D rounding 00104 32000004:00000080 b2000004:00000080 b2000003:00000080 b2000004:00000080 4b000000:00000080 4b000000:00000080 4b000001:00000080 cb000000:00000080 +[FPCONF] D rounding 00112 cb000000:00000080 cb000001:00000080 4b000002:00000080 4b000001:00000080 4b000002:00000080 cb000002:00000080 cb000001:00000080 cb000002:00000080 +[FPCONF] D rounding 00120 4b400000:00000080 4b400000:00000080 4b400001:00000080 cb400000:00000080 cb400000:00000080 cb400001:00000080 4b800000:00000080 4b7fffff:00000080 +[FPCONF] D rounding 00128 4b800000:00000080 cb800000:00000080 cb7fffff:00000080 cb800000:00000080 4b000002:00000080 4b000002:00000080 4b000003:00000080 cb000002:00000080 +[FPCONF] D rounding 00136 cb000002:00000080 cb000003:00000080 4b000004:00000080 4b000003:00000080 4b000004:00000080 cb000004:00000080 cb000003:00000080 cb000004:00000080 +[FPCONF] D rounding 00144 1e000000:00000080 1e000000:00000080 1e000001:00000080 9e000000:00000080 9e000000:00000080 9e000001:00000080 1e000002:00000080 1e000001:00000080 +[FPCONF] D rounding 00152 1e000002:00000080 9e000002:00000080 9e000001:00000080 9e000002:00000080 1e400000:00000080 1e400000:00000080 1e400001:00000080 9e400000:00000080 +[FPCONF] D rounding 00160 9e400000:00000080 9e400001:00000080 1e800000:00000080 1e7fffff:00000080 1e800000:00000080 9e800000:00000080 9e7fffff:00000080 9e800000:00000080 +[FPCONF] D rounding 00168 1e000002:00000080 1e000002:00000080 1e000003:00000080 9e000002:00000080 9e000002:00000080 9e000003:00000080 1e000004:00000080 1e000003:00000080 +[FPCONF] D rounding 00176 1e000004:00000080 9e000004:00000080 9e000003:00000080 9e000004:00000080 64000000:00000080 64000000:00000080 64000001:00000080 e4000000:00000080 +[FPCONF] D rounding 00184 e4000000:00000080 e4000001:00000080 64000002:00000080 64000001:00000080 64000002:00000080 e4000002:00000080 e4000001:00000080 e4000002:00000080 +[FPCONF] D rounding 00192 64400000:00000080 64400000:00000080 64400001:00000080 e4400000:00000080 e4400000:00000080 e4400001:00000080 64800000:00000080 647fffff:00000080 +[FPCONF] D rounding 00200 64800000:00000080 e4800000:00000080 e47fffff:00000080 e4800000:00000080 64000002:00000080 64000002:00000080 64000003:00000080 e4000002:00000080 +[FPCONF] D rounding 00208 e4000002:00000080 e4000003:00000080 64000004:00000080 64000003:00000080 64000004:00000080 e4000004:00000080 e4000003:00000080 e4000004:00000080 +[FPCONF] D rounding 00216 3f800000:00000080 3f800000:00000080 3f800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 3f800001:00000080 3f800001:00000080 +[FPCONF] D rounding 00224 3f800001:00000080 bf800001:00000080 bf800001:00000080 bf800001:00000080 3fc00000:00000080 3fc00000:00000080 3fc00000:00000080 bfc00000:00000080 +[FPCONF] D rounding 00232 bfc00000:00000080 bfc00000:00000080 3fffffff:00000080 3fffffff:00000080 3fffffff:00000080 bfffffff:00000080 bfffffff:00000080 bfffffff:00000080 +[FPCONF] D rounding 00240 3f800002:00000080 3f800002:00000080 3f800002:00000080 bf800002:00000080 bf800002:00000080 bf800002:00000080 3f800003:00000080 3f800003:00000080 +[FPCONF] D rounding 00248 3f800003:00000080 bf800003:00000080 bf800003:00000080 bf800003:00000080 41000000:00000080 41000000:00000080 41000000:00000080 c1000000:00000080 +[FPCONF] D rounding 00256 c1000000:00000080 c1000000:00000080 41000001:00000080 41000001:00000080 41000001:00000080 c1000001:00000080 c1000001:00000080 c1000001:00000080 +[FPCONF] D rounding 00264 41400000:00000080 41400000:00000080 41400000:00000080 c1400000:00000080 c1400000:00000080 c1400000:00000080 417fffff:00000080 417fffff:00000080 +[FPCONF] D rounding 00272 417fffff:00000080 c17fffff:00000080 c17fffff:00000080 c17fffff:00000080 41000002:00000080 41000002:00000080 41000002:00000080 c1000002:00000080 +[FPCONF] D rounding 00280 c1000002:00000080 c1000002:00000080 41000003:00000080 41000003:00000080 41000003:00000080 c1000003:00000080 c1000003:00000080 c1000003:00000080 +[FPCONF] D rounding 00288 32000000:00000080 32000000:00000080 32000000:00000080 b2000000:00000080 b2000000:00000080 b2000000:00000080 32000001:00000080 32000001:00000080 +[FPCONF] D rounding 00296 32000001:00000080 b2000001:00000080 b2000001:00000080 b2000001:00000080 32400000:00000080 32400000:00000080 32400000:00000080 b2400000:00000080 +[FPCONF] D rounding 00304 b2400000:00000080 b2400000:00000080 327fffff:00000080 327fffff:00000080 327fffff:00000080 b27fffff:00000080 b27fffff:00000080 b27fffff:00000080 +[FPCONF] D rounding 00312 32000002:00000080 32000002:00000080 32000002:00000080 b2000002:00000080 b2000002:00000080 b2000002:00000080 32000003:00000080 32000003:00000080 +[FPCONF] D rounding 00320 32000003:00000080 b2000003:00000080 b2000003:00000080 b2000003:00000080 4b000000:00000080 4b000000:00000080 4b000000:00000080 cb000000:00000080 +[FPCONF] D rounding 00328 cb000000:00000080 cb000000:00000080 4b000001:00000080 4b000001:00000080 4b000001:00000080 cb000001:00000080 cb000001:00000080 cb000001:00000080 +[FPCONF] D rounding 00336 4b400000:00000080 4b400000:00000080 4b400000:00000080 cb400000:00000080 cb400000:00000080 cb400000:00000080 4b7fffff:00000080 4b7fffff:00000080 +[FPCONF] D rounding 00344 4b7fffff:00000080 cb7fffff:00000080 cb7fffff:00000080 cb7fffff:00000080 4b000002:00000080 4b000002:00000080 4b000002:00000080 cb000002:00000080 +[FPCONF] D rounding 00352 cb000002:00000080 cb000002:00000080 4b000003:00000080 4b000003:00000080 4b000003:00000080 cb000003:00000080 cb000003:00000080 cb000003:00000080 +[FPCONF] D rounding 00360 1e000000:00000080 1e000000:00000080 1e000000:00000080 9e000000:00000080 9e000000:00000080 9e000000:00000080 1e000001:00000080 1e000001:00000080 +[FPCONF] D rounding 00368 1e000001:00000080 9e000001:00000080 9e000001:00000080 9e000001:00000080 1e400000:00000080 1e400000:00000080 1e400000:00000080 9e400000:00000080 +[FPCONF] D rounding 00376 9e400000:00000080 9e400000:00000080 1e7fffff:00000080 1e7fffff:00000080 1e7fffff:00000080 9e7fffff:00000080 9e7fffff:00000080 9e7fffff:00000080 +[FPCONF] D rounding 00384 1e000002:00000080 1e000002:00000080 1e000002:00000080 9e000002:00000080 9e000002:00000080 9e000002:00000080 1e000003:00000080 1e000003:00000080 +[FPCONF] D rounding 00392 1e000003:00000080 9e000003:00000080 9e000003:00000080 9e000003:00000080 64000000:00000080 64000000:00000080 64000000:00000080 e4000000:00000080 +[FPCONF] D rounding 00400 e4000000:00000080 e4000000:00000080 64000001:00000080 64000001:00000080 64000001:00000080 e4000001:00000080 e4000001:00000080 e4000001:00000080 +[FPCONF] D rounding 00408 64400000:00000080 64400000:00000080 64400000:00000080 e4400000:00000080 e4400000:00000080 e4400000:00000080 647fffff:00000080 647fffff:00000080 +[FPCONF] D rounding 00416 647fffff:00000080 e47fffff:00000080 e47fffff:00000080 e47fffff:00000080 64000002:00000080 64000002:00000080 64000002:00000080 e4000002:00000080 +[FPCONF] D rounding 00424 e4000002:00000080 e4000002:00000080 64000003:00000080 64000003:00000080 64000003:00000080 e4000003:00000080 e4000003:00000080 e4000003:00000080 +[FPCONF] D rounding 00432 3f800001:00000080 3f800001:00000080 3f800001:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 3f800002:00000080 3f800002:00000080 +[FPCONF] D rounding 00440 3f800002:00000080 bf800001:00000080 bf800001:00000080 bf800001:00000080 3fc00001:00000080 3fc00001:00000080 3fc00001:00000080 bfc00000:00000080 +[FPCONF] D rounding 00448 bfc00000:00000080 bfc00000:00000080 40000000:00000080 40000000:00000080 40000000:00000080 bfffffff:00000080 bfffffff:00000080 bfffffff:00000080 +[FPCONF] D rounding 00456 3f800003:00000080 3f800003:00000080 3f800003:00000080 bf800002:00000080 bf800002:00000080 bf800002:00000080 3f800004:00000080 3f800004:00000080 +[FPCONF] D rounding 00464 3f800004:00000080 bf800003:00000080 bf800003:00000080 bf800003:00000080 41000001:00000080 41000001:00000080 41000001:00000080 c1000000:00000080 +[FPCONF] D rounding 00472 c1000000:00000080 c1000000:00000080 41000002:00000080 41000002:00000080 41000002:00000080 c1000001:00000080 c1000001:00000080 c1000001:00000080 +[FPCONF] D rounding 00480 41400001:00000080 41400001:00000080 41400001:00000080 c1400000:00000080 c1400000:00000080 c1400000:00000080 41800000:00000080 41800000:00000080 +[FPCONF] D rounding 00488 41800000:00000080 c17fffff:00000080 c17fffff:00000080 c17fffff:00000080 41000003:00000080 41000003:00000080 41000003:00000080 c1000002:00000080 +[FPCONF] D rounding 00496 c1000002:00000080 c1000002:00000080 41000004:00000080 41000004:00000080 41000004:00000080 c1000003:00000080 c1000003:00000080 c1000003:00000080 +[FPCONF] D rounding 00504 32000001:00000080 32000001:00000080 32000001:00000080 b2000000:00000080 b2000000:00000080 b2000000:00000080 32000002:00000080 32000002:00000080 +[FPCONF] D rounding 00512 32000002:00000080 b2000001:00000080 b2000001:00000080 b2000001:00000080 32400001:00000080 32400001:00000080 32400001:00000080 b2400000:00000080 +[FPCONF] D rounding 00520 b2400000:00000080 b2400000:00000080 32800000:00000080 32800000:00000080 32800000:00000080 b27fffff:00000080 b27fffff:00000080 b27fffff:00000080 +[FPCONF] D rounding 00528 32000003:00000080 32000003:00000080 32000003:00000080 b2000002:00000080 b2000002:00000080 b2000002:00000080 32000004:00000080 32000004:00000080 +[FPCONF] D rounding 00536 32000004:00000080 b2000003:00000080 b2000003:00000080 b2000003:00000080 4b000001:00000080 4b000001:00000080 4b000001:00000080 cb000000:00000080 +[FPCONF] D rounding 00544 cb000000:00000080 cb000000:00000080 4b000002:00000080 4b000002:00000080 4b000002:00000080 cb000001:00000080 cb000001:00000080 cb000001:00000080 +[FPCONF] D rounding 00552 4b400001:00000080 4b400001:00000080 4b400001:00000080 cb400000:00000080 cb400000:00000080 cb400000:00000080 4b800000:00000080 4b800000:00000080 +[FPCONF] D rounding 00560 4b800000:00000080 cb7fffff:00000080 cb7fffff:00000080 cb7fffff:00000080 4b000003:00000080 4b000003:00000080 4b000003:00000080 cb000002:00000080 +[FPCONF] D rounding 00568 cb000002:00000080 cb000002:00000080 4b000004:00000080 4b000004:00000080 4b000004:00000080 cb000003:00000080 cb000003:00000080 cb000003:00000080 +[FPCONF] D rounding 00576 1e000001:00000080 1e000001:00000080 1e000001:00000080 9e000000:00000080 9e000000:00000080 9e000000:00000080 1e000002:00000080 1e000002:00000080 +[FPCONF] D rounding 00584 1e000002:00000080 9e000001:00000080 9e000001:00000080 9e000001:00000080 1e400001:00000080 1e400001:00000080 1e400001:00000080 9e400000:00000080 +[FPCONF] D rounding 00592 9e400000:00000080 9e400000:00000080 1e800000:00000080 1e800000:00000080 1e800000:00000080 9e7fffff:00000080 9e7fffff:00000080 9e7fffff:00000080 +[FPCONF] D rounding 00600 1e000003:00000080 1e000003:00000080 1e000003:00000080 9e000002:00000080 9e000002:00000080 9e000002:00000080 1e000004:00000080 1e000004:00000080 +[FPCONF] D rounding 00608 1e000004:00000080 9e000003:00000080 9e000003:00000080 9e000003:00000080 64000001:00000080 64000001:00000080 64000001:00000080 e4000000:00000080 +[FPCONF] D rounding 00616 e4000000:00000080 e4000000:00000080 64000002:00000080 64000002:00000080 64000002:00000080 e4000001:00000080 e4000001:00000080 e4000001:00000080 +[FPCONF] D rounding 00624 64400001:00000080 64400001:00000080 64400001:00000080 e4400000:00000080 e4400000:00000080 e4400000:00000080 64800000:00000080 64800000:00000080 +[FPCONF] D rounding 00632 64800000:00000080 e47fffff:00000080 e47fffff:00000080 e47fffff:00000080 64000003:00000080 64000003:00000080 64000003:00000080 e4000002:00000080 +[FPCONF] D rounding 00640 e4000002:00000080 e4000002:00000080 64000004:00000080 64000004:00000080 64000004:00000080 e4000003:00000080 e4000003:00000080 e4000003:00000080 +[FPCONF] D rounding 00648 3f800000:00000080 3f800000:00000080 3f800000:00000080 bf800001:00000080 bf800001:00000080 bf800001:00000080 3f800001:00000080 3f800001:00000080 +[FPCONF] D rounding 00656 3f800001:00000080 bf800002:00000080 bf800002:00000080 bf800002:00000080 3fc00000:00000080 3fc00000:00000080 3fc00000:00000080 bfc00001:00000080 +[FPCONF] D rounding 00664 bfc00001:00000080 bfc00001:00000080 3fffffff:00000080 3fffffff:00000080 3fffffff:00000080 c0000000:00000080 c0000000:00000080 c0000000:00000080 +[FPCONF] D rounding 00672 3f800002:00000080 3f800002:00000080 3f800002:00000080 bf800003:00000080 bf800003:00000080 bf800003:00000080 3f800003:00000080 3f800003:00000080 +[FPCONF] D rounding 00680 3f800003:00000080 bf800004:00000080 bf800004:00000080 bf800004:00000080 41000000:00000080 41000000:00000080 41000000:00000080 c1000001:00000080 +[FPCONF] D rounding 00688 c1000001:00000080 c1000001:00000080 41000001:00000080 41000001:00000080 41000001:00000080 c1000002:00000080 c1000002:00000080 c1000002:00000080 +[FPCONF] D rounding 00696 41400000:00000080 41400000:00000080 41400000:00000080 c1400001:00000080 c1400001:00000080 c1400001:00000080 417fffff:00000080 417fffff:00000080 +[FPCONF] D rounding 00704 417fffff:00000080 c1800000:00000080 c1800000:00000080 c1800000:00000080 41000002:00000080 41000002:00000080 41000002:00000080 c1000003:00000080 +[FPCONF] D rounding 00712 c1000003:00000080 c1000003:00000080 41000003:00000080 41000003:00000080 41000003:00000080 c1000004:00000080 c1000004:00000080 c1000004:00000080 +[FPCONF] D rounding 00720 32000000:00000080 32000000:00000080 32000000:00000080 b2000001:00000080 b2000001:00000080 b2000001:00000080 32000001:00000080 32000001:00000080 +[FPCONF] D rounding 00728 32000001:00000080 b2000002:00000080 b2000002:00000080 b2000002:00000080 32400000:00000080 32400000:00000080 32400000:00000080 b2400001:00000080 +[FPCONF] D rounding 00736 b2400001:00000080 b2400001:00000080 327fffff:00000080 327fffff:00000080 327fffff:00000080 b2800000:00000080 b2800000:00000080 b2800000:00000080 +[FPCONF] D rounding 00744 32000002:00000080 32000002:00000080 32000002:00000080 b2000003:00000080 b2000003:00000080 b2000003:00000080 32000003:00000080 32000003:00000080 +[FPCONF] D rounding 00752 32000003:00000080 b2000004:00000080 b2000004:00000080 b2000004:00000080 4b000000:00000080 4b000000:00000080 4b000000:00000080 cb000001:00000080 +[FPCONF] D rounding 00760 cb000001:00000080 cb000001:00000080 4b000001:00000080 4b000001:00000080 4b000001:00000080 cb000002:00000080 cb000002:00000080 cb000002:00000080 +[FPCONF] D rounding 00768 4b400000:00000080 4b400000:00000080 4b400000:00000080 cb400001:00000080 cb400001:00000080 cb400001:00000080 4b7fffff:00000080 4b7fffff:00000080 +[FPCONF] D rounding 00776 4b7fffff:00000080 cb800000:00000080 cb800000:00000080 cb800000:00000080 4b000002:00000080 4b000002:00000080 4b000002:00000080 cb000003:00000080 +[FPCONF] D rounding 00784 cb000003:00000080 cb000003:00000080 4b000003:00000080 4b000003:00000080 4b000003:00000080 cb000004:00000080 cb000004:00000080 cb000004:00000080 +[FPCONF] D rounding 00792 1e000000:00000080 1e000000:00000080 1e000000:00000080 9e000001:00000080 9e000001:00000080 9e000001:00000080 1e000001:00000080 1e000001:00000080 +[FPCONF] D rounding 00800 1e000001:00000080 9e000002:00000080 9e000002:00000080 9e000002:00000080 1e400000:00000080 1e400000:00000080 1e400000:00000080 9e400001:00000080 +[FPCONF] D rounding 00808 9e400001:00000080 9e400001:00000080 1e7fffff:00000080 1e7fffff:00000080 1e7fffff:00000080 9e800000:00000080 9e800000:00000080 9e800000:00000080 +[FPCONF] D rounding 00816 1e000002:00000080 1e000002:00000080 1e000002:00000080 9e000003:00000080 9e000003:00000080 9e000003:00000080 1e000003:00000080 1e000003:00000080 +[FPCONF] D rounding 00824 1e000003:00000080 9e000004:00000080 9e000004:00000080 9e000004:00000080 64000000:00000080 64000000:00000080 64000000:00000080 e4000001:00000080 +[FPCONF] D rounding 00832 e4000001:00000080 e4000001:00000080 64000001:00000080 64000001:00000080 64000001:00000080 e4000002:00000080 e4000002:00000080 e4000002:00000080 +[FPCONF] D rounding 00840 64400000:00000080 64400000:00000080 64400000:00000080 e4400001:00000080 e4400001:00000080 e4400001:00000080 647fffff:00000080 647fffff:00000080 +[FPCONF] D rounding 00848 647fffff:00000080 e4800000:00000080 e4800000:00000080 e4800000:00000080 64000002:00000080 64000002:00000080 64000002:00000080 e4000003:00000080 +[FPCONF] D rounding 00856 e4000003:00000080 e4000003:00000080 64000003:00000080 64000003:00000080 64000003:00000080 e4000004:00000080 e4000004:00000080 e4000004:00000080 +[FPCONF] D rounding 00864 3f7fffff:00000000 3f7fffff:00000080 3f7fffff:00000080 bf7fffff:00000000 bf7fffff:00000080 bf7fffff:00000080 3f800000:00000080 3f800001:00000080 +[FPCONF] D rounding 00872 3f800000:00000080 bf800000:00000080 bf800001:00000080 bf800000:00000080 3fc00000:00000080 3fc00000:00000080 3fbfffff:00000080 bfc00000:00000080 +[FPCONF] D rounding 00880 bfc00000:00000080 bfbfffff:00000080 3ffffffe:00000080 3fffffff:00000080 3ffffffe:00000080 bffffffe:00000080 bfffffff:00000080 bffffffe:00000080 +[FPCONF] D rounding 00888 3f800002:00000080 3f800002:00000080 3f800001:00000080 bf800002:00000080 bf800002:00000080 bf800001:00000080 3f800002:00000080 3f800003:00000080 +[FPCONF] D rounding 00896 3f800002:00000080 bf800002:00000080 bf800003:00000080 bf800002:00000080 40ffffff:00000000 40ffffff:00000080 40ffffff:00000080 c0ffffff:00000000 +[FPCONF] D rounding 00904 c0ffffff:00000080 c0ffffff:00000080 41000000:00000080 41000001:00000080 41000000:00000080 c1000000:00000080 c1000001:00000080 c1000000:00000080 +[FPCONF] D rounding 00912 41400000:00000080 41400000:00000080 413fffff:00000080 c1400000:00000080 c1400000:00000080 c13fffff:00000080 417ffffe:00000080 417fffff:00000080 +[FPCONF] D rounding 00920 417ffffe:00000080 c17ffffe:00000080 c17fffff:00000080 c17ffffe:00000080 41000002:00000080 41000002:00000080 41000001:00000080 c1000002:00000080 +[FPCONF] D rounding 00928 c1000002:00000080 c1000001:00000080 41000002:00000080 41000003:00000080 41000002:00000080 c1000002:00000080 c1000003:00000080 c1000002:00000080 +[FPCONF] D rounding 00936 31ffffff:00000000 31ffffff:00000080 31ffffff:00000080 b1ffffff:00000000 b1ffffff:00000080 b1ffffff:00000080 32000000:00000080 32000001:00000080 +[FPCONF] D rounding 00944 32000000:00000080 b2000000:00000080 b2000001:00000080 b2000000:00000080 32400000:00000080 32400000:00000080 323fffff:00000080 b2400000:00000080 +[FPCONF] D rounding 00952 b2400000:00000080 b23fffff:00000080 327ffffe:00000080 327fffff:00000080 327ffffe:00000080 b27ffffe:00000080 b27fffff:00000080 b27ffffe:00000080 +[FPCONF] D rounding 00960 32000002:00000080 32000002:00000080 32000001:00000080 b2000002:00000080 b2000002:00000080 b2000001:00000080 32000002:00000080 32000003:00000080 +[FPCONF] D rounding 00968 32000002:00000080 b2000002:00000080 b2000003:00000080 b2000002:00000080 4affffff:00000000 4affffff:00000080 4affffff:00000080 caffffff:00000000 +[FPCONF] D rounding 00976 caffffff:00000080 caffffff:00000080 4b000000:00000080 4b000001:00000080 4b000000:00000080 cb000000:00000080 cb000001:00000080 cb000000:00000080 +[FPCONF] D rounding 00984 4b400000:00000080 4b400000:00000080 4b3fffff:00000080 cb400000:00000080 cb400000:00000080 cb3fffff:00000080 4b7ffffe:00000080 4b7fffff:00000080 +[FPCONF] D rounding 00992 4b7ffffe:00000080 cb7ffffe:00000080 cb7fffff:00000080 cb7ffffe:00000080 4b000002:00000080 4b000002:00000080 4b000001:00000080 cb000002:00000080 +[FPCONF] D rounding 01000 cb000002:00000080 cb000001:00000080 4b000002:00000080 4b000003:00000080 4b000002:00000080 cb000002:00000080 cb000003:00000080 cb000002:00000080 +[FPCONF] D rounding 01008 1dffffff:00000000 1dffffff:00000080 1dffffff:00000080 9dffffff:00000000 9dffffff:00000080 9dffffff:00000080 1e000000:00000080 1e000001:00000080 +[FPCONF] D rounding 01016 1e000000:00000080 9e000000:00000080 9e000001:00000080 9e000000:00000080 1e400000:00000080 1e400000:00000080 1e3fffff:00000080 9e400000:00000080 +[FPCONF] D rounding 01024 9e400000:00000080 9e3fffff:00000080 1e7ffffe:00000080 1e7fffff:00000080 1e7ffffe:00000080 9e7ffffe:00000080 9e7fffff:00000080 9e7ffffe:00000080 +[FPCONF] D rounding 01032 1e000002:00000080 1e000002:00000080 1e000001:00000080 9e000002:00000080 9e000002:00000080 9e000001:00000080 1e000002:00000080 1e000003:00000080 +[FPCONF] D rounding 01040 1e000002:00000080 9e000002:00000080 9e000003:00000080 9e000002:00000080 63ffffff:00000000 63ffffff:00000080 63ffffff:00000080 e3ffffff:00000000 +[FPCONF] D rounding 01048 e3ffffff:00000080 e3ffffff:00000080 64000000:00000080 64000001:00000080 64000000:00000080 e4000000:00000080 e4000001:00000080 e4000000:00000080 +[FPCONF] D rounding 01056 64400000:00000080 64400000:00000080 643fffff:00000080 e4400000:00000080 e4400000:00000080 e43fffff:00000080 647ffffe:00000080 647fffff:00000080 +[FPCONF] D rounding 01064 647ffffe:00000080 e47ffffe:00000080 e47fffff:00000080 e47ffffe:00000080 64000002:00000080 64000002:00000080 64000001:00000080 e4000002:00000080 +[FPCONF] D rounding 01072 e4000002:00000080 e4000001:00000080 64000002:00000080 64000003:00000080 64000002:00000080 e4000002:00000080 e4000003:00000080 e4000002:00000080 +[FPCONF] D rounding 01080 3f7fffff:00000000 3f7fffff:00000080 3f7ffffe:00000080 bf7fffff:00000000 bf7fffff:00000080 bf7ffffe:00000080 3f800000:00000080 3f800000:00000080 +[FPCONF] D rounding 01088 3f800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 3fbfffff:00000080 3fbfffff:00000080 3fbfffff:00000080 bfbfffff:00000080 +[FPCONF] D rounding 01096 bfbfffff:00000080 bfbfffff:00000080 3ffffffe:00000080 3ffffffe:00000080 3ffffffe:00000080 bffffffe:00000080 bffffffe:00000080 bffffffe:00000080 +[FPCONF] D rounding 01104 3f800001:00000080 3f800001:00000080 3f800001:00000080 bf800001:00000080 bf800001:00000080 bf800001:00000080 3f800002:00000080 3f800002:00000080 +[FPCONF] D rounding 01112 3f800002:00000080 bf800002:00000080 bf800002:00000080 bf800002:00000080 40ffffff:00000000 40ffffff:00000080 40fffffe:00000080 c0ffffff:00000000 +[FPCONF] D rounding 01120 c0ffffff:00000080 c0fffffe:00000080 41000000:00000080 41000000:00000080 41000000:00000080 c1000000:00000080 c1000000:00000080 c1000000:00000080 +[FPCONF] D rounding 01128 413fffff:00000080 413fffff:00000080 413fffff:00000080 c13fffff:00000080 c13fffff:00000080 c13fffff:00000080 417ffffe:00000080 417ffffe:00000080 +[FPCONF] D rounding 01136 417ffffe:00000080 c17ffffe:00000080 c17ffffe:00000080 c17ffffe:00000080 41000001:00000080 41000001:00000080 41000001:00000080 c1000001:00000080 +[FPCONF] D rounding 01144 c1000001:00000080 c1000001:00000080 41000002:00000080 41000002:00000080 41000002:00000080 c1000002:00000080 c1000002:00000080 c1000002:00000080 +[FPCONF] D rounding 01152 31ffffff:00000000 31ffffff:00000080 31fffffe:00000080 b1ffffff:00000000 b1ffffff:00000080 b1fffffe:00000080 32000000:00000080 32000000:00000080 +[FPCONF] D rounding 01160 32000000:00000080 b2000000:00000080 b2000000:00000080 b2000000:00000080 323fffff:00000080 323fffff:00000080 323fffff:00000080 b23fffff:00000080 +[FPCONF] D rounding 01168 b23fffff:00000080 b23fffff:00000080 327ffffe:00000080 327ffffe:00000080 327ffffe:00000080 b27ffffe:00000080 b27ffffe:00000080 b27ffffe:00000080 +[FPCONF] D rounding 01176 32000001:00000080 32000001:00000080 32000001:00000080 b2000001:00000080 b2000001:00000080 b2000001:00000080 32000002:00000080 32000002:00000080 +[FPCONF] D rounding 01184 32000002:00000080 b2000002:00000080 b2000002:00000080 b2000002:00000080 4affffff:00000000 4affffff:00000080 4afffffe:00000080 caffffff:00000000 +[FPCONF] D rounding 01192 caffffff:00000080 cafffffe:00000080 4b000000:00000080 4b000000:00000080 4b000000:00000080 cb000000:00000080 cb000000:00000080 cb000000:00000080 +[FPCONF] D rounding 01200 4b3fffff:00000080 4b3fffff:00000080 4b3fffff:00000080 cb3fffff:00000080 cb3fffff:00000080 cb3fffff:00000080 4b7ffffe:00000080 4b7ffffe:00000080 +[FPCONF] D rounding 01208 4b7ffffe:00000080 cb7ffffe:00000080 cb7ffffe:00000080 cb7ffffe:00000080 4b000001:00000080 4b000001:00000080 4b000001:00000080 cb000001:00000080 +[FPCONF] D rounding 01216 cb000001:00000080 cb000001:00000080 4b000002:00000080 4b000002:00000080 4b000002:00000080 cb000002:00000080 cb000002:00000080 cb000002:00000080 +[FPCONF] D rounding 01224 1dffffff:00000000 1dffffff:00000080 1dfffffe:00000080 9dffffff:00000000 9dffffff:00000080 9dfffffe:00000080 1e000000:00000080 1e000000:00000080 +[FPCONF] D rounding 01232 1e000000:00000080 9e000000:00000080 9e000000:00000080 9e000000:00000080 1e3fffff:00000080 1e3fffff:00000080 1e3fffff:00000080 9e3fffff:00000080 +[FPCONF] D rounding 01240 9e3fffff:00000080 9e3fffff:00000080 1e7ffffe:00000080 1e7ffffe:00000080 1e7ffffe:00000080 9e7ffffe:00000080 9e7ffffe:00000080 9e7ffffe:00000080 +[FPCONF] D rounding 01248 1e000001:00000080 1e000001:00000080 1e000001:00000080 9e000001:00000080 9e000001:00000080 9e000001:00000080 1e000002:00000080 1e000002:00000080 +[FPCONF] D rounding 01256 1e000002:00000080 9e000002:00000080 9e000002:00000080 9e000002:00000080 63ffffff:00000000 63ffffff:00000080 63fffffe:00000080 e3ffffff:00000000 +[FPCONF] D rounding 01264 e3ffffff:00000080 e3fffffe:00000080 64000000:00000080 64000000:00000080 64000000:00000080 e4000000:00000080 e4000000:00000080 e4000000:00000080 +[FPCONF] D rounding 01272 643fffff:00000080 643fffff:00000080 643fffff:00000080 e43fffff:00000080 e43fffff:00000080 e43fffff:00000080 647ffffe:00000080 647ffffe:00000080 +[FPCONF] D rounding 01280 647ffffe:00000080 e47ffffe:00000080 e47ffffe:00000080 e47ffffe:00000080 64000001:00000080 64000001:00000080 64000001:00000080 e4000001:00000080 +[FPCONF] D rounding 01288 e4000001:00000080 e4000001:00000080 64000002:00000080 64000002:00000080 64000002:00000080 e4000002:00000080 e4000002:00000080 e4000002:00000080 +[FPCONF] D rounding 01296 3f7fffff:00000000 3f800000:00000080 3f7fffff:00000080 bf7fffff:00000000 bf7fffff:00000080 bf7ffffe:00000080 3f800001:00000080 3f800001:00000080 +[FPCONF] D rounding 01304 3f800001:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 3fc00000:00000080 3fc00000:00000080 3fc00000:00000080 bfbfffff:00000080 +[FPCONF] D rounding 01312 bfbfffff:00000080 bfbfffff:00000080 3fffffff:00000080 3fffffff:00000080 3fffffff:00000080 bffffffe:00000080 bffffffe:00000080 bffffffe:00000080 +[FPCONF] D rounding 01320 3f800002:00000080 3f800002:00000080 3f800002:00000080 bf800001:00000080 bf800001:00000080 bf800001:00000080 3f800003:00000080 3f800003:00000080 +[FPCONF] D rounding 01328 3f800003:00000080 bf800002:00000080 bf800002:00000080 bf800002:00000080 40ffffff:00000000 41000000:00000080 40ffffff:00000080 c0ffffff:00000000 +[FPCONF] D rounding 01336 c0ffffff:00000080 c0fffffe:00000080 41000001:00000080 41000001:00000080 41000001:00000080 c1000000:00000080 c1000000:00000080 c1000000:00000080 +[FPCONF] D rounding 01344 41400000:00000080 41400000:00000080 41400000:00000080 c13fffff:00000080 c13fffff:00000080 c13fffff:00000080 417fffff:00000080 417fffff:00000080 +[FPCONF] D rounding 01352 417fffff:00000080 c17ffffe:00000080 c17ffffe:00000080 c17ffffe:00000080 41000002:00000080 41000002:00000080 41000002:00000080 c1000001:00000080 +[FPCONF] D rounding 01360 c1000001:00000080 c1000001:00000080 41000003:00000080 41000003:00000080 41000003:00000080 c1000002:00000080 c1000002:00000080 c1000002:00000080 +[FPCONF] D rounding 01368 31ffffff:00000000 32000000:00000080 31ffffff:00000080 b1ffffff:00000000 b1ffffff:00000080 b1fffffe:00000080 32000001:00000080 32000001:00000080 +[FPCONF] D rounding 01376 32000001:00000080 b2000000:00000080 b2000000:00000080 b2000000:00000080 32400000:00000080 32400000:00000080 32400000:00000080 b23fffff:00000080 +[FPCONF] D rounding 01384 b23fffff:00000080 b23fffff:00000080 327fffff:00000080 327fffff:00000080 327fffff:00000080 b27ffffe:00000080 b27ffffe:00000080 b27ffffe:00000080 +[FPCONF] D rounding 01392 32000002:00000080 32000002:00000080 32000002:00000080 b2000001:00000080 b2000001:00000080 b2000001:00000080 32000003:00000080 32000003:00000080 +[FPCONF] D rounding 01400 32000003:00000080 b2000002:00000080 b2000002:00000080 b2000002:00000080 4affffff:00000000 4b000000:00000080 4affffff:00000080 caffffff:00000000 +[FPCONF] D rounding 01408 caffffff:00000080 cafffffe:00000080 4b000001:00000080 4b000001:00000080 4b000001:00000080 cb000000:00000080 cb000000:00000080 cb000000:00000080 +[FPCONF] D rounding 01416 4b400000:00000080 4b400000:00000080 4b400000:00000080 cb3fffff:00000080 cb3fffff:00000080 cb3fffff:00000080 4b7fffff:00000080 4b7fffff:00000080 +[FPCONF] D rounding 01424 4b7fffff:00000080 cb7ffffe:00000080 cb7ffffe:00000080 cb7ffffe:00000080 4b000002:00000080 4b000002:00000080 4b000002:00000080 cb000001:00000080 +[FPCONF] D rounding 01432 cb000001:00000080 cb000001:00000080 4b000003:00000080 4b000003:00000080 4b000003:00000080 cb000002:00000080 cb000002:00000080 cb000002:00000080 +[FPCONF] D rounding 01440 1dffffff:00000000 1e000000:00000080 1dffffff:00000080 9dffffff:00000000 9dffffff:00000080 9dfffffe:00000080 1e000001:00000080 1e000001:00000080 +[FPCONF] D rounding 01448 1e000001:00000080 9e000000:00000080 9e000000:00000080 9e000000:00000080 1e400000:00000080 1e400000:00000080 1e400000:00000080 9e3fffff:00000080 +[FPCONF] D rounding 01456 9e3fffff:00000080 9e3fffff:00000080 1e7fffff:00000080 1e7fffff:00000080 1e7fffff:00000080 9e7ffffe:00000080 9e7ffffe:00000080 9e7ffffe:00000080 +[FPCONF] D rounding 01464 1e000002:00000080 1e000002:00000080 1e000002:00000080 9e000001:00000080 9e000001:00000080 9e000001:00000080 1e000003:00000080 1e000003:00000080 +[FPCONF] D rounding 01472 1e000003:00000080 9e000002:00000080 9e000002:00000080 9e000002:00000080 63ffffff:00000000 64000000:00000080 63ffffff:00000080 e3ffffff:00000000 +[FPCONF] D rounding 01480 e3ffffff:00000080 e3fffffe:00000080 64000001:00000080 64000001:00000080 64000001:00000080 e4000000:00000080 e4000000:00000080 e4000000:00000080 +[FPCONF] D rounding 01488 64400000:00000080 64400000:00000080 64400000:00000080 e43fffff:00000080 e43fffff:00000080 e43fffff:00000080 647fffff:00000080 647fffff:00000080 +[FPCONF] D rounding 01496 647fffff:00000080 e47ffffe:00000080 e47ffffe:00000080 e47ffffe:00000080 64000002:00000080 64000002:00000080 64000002:00000080 e4000001:00000080 +[FPCONF] D rounding 01504 e4000001:00000080 e4000001:00000080 64000003:00000080 64000003:00000080 64000003:00000080 e4000002:00000080 e4000002:00000080 e4000002:00000080 +[FPCONF] D rounding 01512 3f7fffff:00000000 3f7fffff:00000080 3f7ffffe:00000080 bf7fffff:00000000 bf800000:00000080 bf7fffff:00000080 3f800000:00000080 3f800000:00000080 +[FPCONF] D rounding 01520 3f800000:00000080 bf800001:00000080 bf800001:00000080 bf800001:00000080 3fbfffff:00000080 3fbfffff:00000080 3fbfffff:00000080 bfc00000:00000080 +[FPCONF] D rounding 01528 bfc00000:00000080 bfc00000:00000080 3ffffffe:00000080 3ffffffe:00000080 3ffffffe:00000080 bfffffff:00000080 bfffffff:00000080 bfffffff:00000080 +[FPCONF] D rounding 01536 3f800001:00000080 3f800001:00000080 3f800001:00000080 bf800002:00000080 bf800002:00000080 bf800002:00000080 3f800002:00000080 3f800002:00000080 +[FPCONF] D rounding 01544 3f800002:00000080 bf800003:00000080 bf800003:00000080 bf800003:00000080 40ffffff:00000000 40ffffff:00000080 40fffffe:00000080 c0ffffff:00000000 +[FPCONF] D rounding 01552 c1000000:00000080 c0ffffff:00000080 41000000:00000080 41000000:00000080 41000000:00000080 c1000001:00000080 c1000001:00000080 c1000001:00000080 +[FPCONF] D rounding 01560 413fffff:00000080 413fffff:00000080 413fffff:00000080 c1400000:00000080 c1400000:00000080 c1400000:00000080 417ffffe:00000080 417ffffe:00000080 +[FPCONF] D rounding 01568 417ffffe:00000080 c17fffff:00000080 c17fffff:00000080 c17fffff:00000080 41000001:00000080 41000001:00000080 41000001:00000080 c1000002:00000080 +[FPCONF] D rounding 01576 c1000002:00000080 c1000002:00000080 41000002:00000080 41000002:00000080 41000002:00000080 c1000003:00000080 c1000003:00000080 c1000003:00000080 +[FPCONF] D rounding 01584 31ffffff:00000000 31ffffff:00000080 31fffffe:00000080 b1ffffff:00000000 b2000000:00000080 b1ffffff:00000080 32000000:00000080 32000000:00000080 +[FPCONF] D rounding 01592 32000000:00000080 b2000001:00000080 b2000001:00000080 b2000001:00000080 323fffff:00000080 323fffff:00000080 323fffff:00000080 b2400000:00000080 +[FPCONF] D rounding 01600 b2400000:00000080 b2400000:00000080 327ffffe:00000080 327ffffe:00000080 327ffffe:00000080 b27fffff:00000080 b27fffff:00000080 b27fffff:00000080 +[FPCONF] D rounding 01608 32000001:00000080 32000001:00000080 32000001:00000080 b2000002:00000080 b2000002:00000080 b2000002:00000080 32000002:00000080 32000002:00000080 +[FPCONF] D rounding 01616 32000002:00000080 b2000003:00000080 b2000003:00000080 b2000003:00000080 4affffff:00000000 4affffff:00000080 4afffffe:00000080 caffffff:00000000 +[FPCONF] D rounding 01624 cb000000:00000080 caffffff:00000080 4b000000:00000080 4b000000:00000080 4b000000:00000080 cb000001:00000080 cb000001:00000080 cb000001:00000080 +[FPCONF] D rounding 01632 4b3fffff:00000080 4b3fffff:00000080 4b3fffff:00000080 cb400000:00000080 cb400000:00000080 cb400000:00000080 4b7ffffe:00000080 4b7ffffe:00000080 +[FPCONF] D rounding 01640 4b7ffffe:00000080 cb7fffff:00000080 cb7fffff:00000080 cb7fffff:00000080 4b000001:00000080 4b000001:00000080 4b000001:00000080 cb000002:00000080 +[FPCONF] D rounding 01648 cb000002:00000080 cb000002:00000080 4b000002:00000080 4b000002:00000080 4b000002:00000080 cb000003:00000080 cb000003:00000080 cb000003:00000080 +[FPCONF] D rounding 01656 1dffffff:00000000 1dffffff:00000080 1dfffffe:00000080 9dffffff:00000000 9e000000:00000080 9dffffff:00000080 1e000000:00000080 1e000000:00000080 +[FPCONF] D rounding 01664 1e000000:00000080 9e000001:00000080 9e000001:00000080 9e000001:00000080 1e3fffff:00000080 1e3fffff:00000080 1e3fffff:00000080 9e400000:00000080 +[FPCONF] D rounding 01672 9e400000:00000080 9e400000:00000080 1e7ffffe:00000080 1e7ffffe:00000080 1e7ffffe:00000080 9e7fffff:00000080 9e7fffff:00000080 9e7fffff:00000080 +[FPCONF] D rounding 01680 1e000001:00000080 1e000001:00000080 1e000001:00000080 9e000002:00000080 9e000002:00000080 9e000002:00000080 1e000002:00000080 1e000002:00000080 +[FPCONF] D rounding 01688 1e000002:00000080 9e000003:00000080 9e000003:00000080 9e000003:00000080 63ffffff:00000000 63ffffff:00000080 63fffffe:00000080 e3ffffff:00000000 +[FPCONF] D rounding 01696 e4000000:00000080 e3ffffff:00000080 64000000:00000080 64000000:00000080 64000000:00000080 e4000001:00000080 e4000001:00000080 e4000001:00000080 +[FPCONF] D rounding 01704 643fffff:00000080 643fffff:00000080 643fffff:00000080 e4400000:00000080 e4400000:00000080 e4400000:00000080 647ffffe:00000080 647ffffe:00000080 +[FPCONF] D rounding 01712 647ffffe:00000080 e47fffff:00000080 e47fffff:00000080 e47fffff:00000080 64000001:00000080 64000001:00000080 64000001:00000080 e4000002:00000080 +[FPCONF] D rounding 01720 e4000002:00000080 e4000002:00000080 64000002:00000080 64000002:00000080 64000002:00000080 e4000003:00000080 e4000003:00000080 e4000003:00000080 +[FPCONF] D rounding 01728 33800000:00000000 337fffff:00000000 33800001:00000000 33800000:00000000 337fffff:00000000 33800001:00000000 33800001:00000000 33800000:00000080 +[FPCONF] D rounding 01736 33800002:00000080 33800001:00000000 33800000:00000080 33800002:00000080 33c00000:00000000 33bfffff:00000080 33c00002:00000080 33c00000:00000000 +[FPCONF] D rounding 01744 33bfffff:00000080 33c00002:00000080 33ffffff:00000000 33fffffe:00000080 34000000:00000080 33ffffff:00000000 33fffffe:00000080 34000000:00000080 +[FPCONF] D rounding 01752 33800002:00000000 33800001:00000080 33800003:00000080 33800002:00000000 33800001:00000080 33800003:00000080 33800003:00000000 33800002:00000080 +[FPCONF] D rounding 01760 33800004:00000080 33800003:00000000 33800002:00000080 33800004:00000080 36800000:00000000 367fffff:00000000 36800001:00000000 36800000:00000000 +[FPCONF] D rounding 01768 367fffff:00000000 36800001:00000000 36800001:00000000 36800000:00000080 36800002:00000080 36800001:00000000 36800000:00000080 36800002:00000080 +[FPCONF] D rounding 01776 36c00000:00000000 36bfffff:00000080 36c00002:00000080 36c00000:00000000 36bfffff:00000080 36c00002:00000080 36ffffff:00000000 36fffffe:00000080 +[FPCONF] D rounding 01784 37000000:00000080 36ffffff:00000000 36fffffe:00000080 37000000:00000080 36800002:00000000 36800001:00000080 36800003:00000080 36800002:00000000 +[FPCONF] D rounding 01792 36800001:00000080 36800003:00000080 36800003:00000000 36800002:00000080 36800004:00000080 36800003:00000000 36800002:00000080 36800004:00000080 +[FPCONF] D rounding 01800 18800000:00000000 187fffff:00000000 18800001:00000000 18800000:00000000 187fffff:00000000 18800001:00000000 18800001:00000000 18800000:00000080 +[FPCONF] D rounding 01808 18800002:00000080 18800001:00000000 18800000:00000080 18800002:00000080 18c00000:00000000 18bfffff:00000080 18c00002:00000080 18c00000:00000000 +[FPCONF] D rounding 01816 18bfffff:00000080 18c00002:00000080 18ffffff:00000000 18fffffe:00000080 19000000:00000080 18ffffff:00000000 18fffffe:00000080 19000000:00000080 +[FPCONF] D rounding 01824 18800002:00000000 18800001:00000080 18800003:00000080 18800002:00000000 18800001:00000080 18800003:00000080 18800003:00000000 18800002:00000080 +[FPCONF] D rounding 01832 18800004:00000080 18800003:00000000 18800002:00000080 18800004:00000080 4a800000:00000000 4a7fffff:00000000 4a800001:00000000 4a800000:00000000 +[FPCONF] D rounding 01840 4a7fffff:00000000 4a800001:00000000 4a800001:00000000 4a800000:00000080 4a800002:00000080 4a800001:00000000 4a800000:00000080 4a800002:00000080 +[FPCONF] D rounding 01848 4ac00000:00000000 4abfffff:00000080 4ac00002:00000080 4ac00000:00000000 4abfffff:00000080 4ac00002:00000080 4affffff:00000000 4afffffe:00000080 +[FPCONF] D rounding 01856 4b000000:00000080 4affffff:00000000 4afffffe:00000080 4b000000:00000080 4a800002:00000000 4a800001:00000080 4a800003:00000080 4a800002:00000000 +[FPCONF] D rounding 01864 4a800001:00000080 4a800003:00000080 4a800003:00000000 4a800002:00000080 4a800004:00000080 4a800003:00000000 4a800002:00000080 4a800004:00000080 +[FPCONF] D rounding 01872 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D rounding 01880 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D rounding 01888 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D rounding 01896 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D rounding 01904 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 7c800000:00000000 7c7fffff:00000000 7c800001:00000000 7c800000:00000000 +[FPCONF] D rounding 01912 7c7fffff:00000000 7c800001:00000000 7c800001:00000000 7c800000:00000080 7c800002:00000080 7c800001:00000000 7c800000:00000080 7c800002:00000080 +[FPCONF] D rounding 01920 7cc00000:00000000 7cbfffff:00000080 7cc00002:00000080 7cc00000:00000000 7cbfffff:00000080 7cc00002:00000080 7cffffff:00000000 7cfffffe:00000080 +[FPCONF] D rounding 01928 7d000000:00000080 7cffffff:00000000 7cfffffe:00000080 7d000000:00000080 7c800002:00000000 7c800001:00000080 7c800003:00000080 7c800002:00000000 +[FPCONF] D rounding 01936 7c800001:00000080 7c800003:00000080 7c800003:00000000 7c800002:00000080 7c800004:00000080 7c800003:00000000 7c800002:00000080 7c800004:00000080 +[FPCONF] D rounding 01944 33800000:00000000 337fffff:00000000 33800001:00000000 33800000:00000000 337fffff:00000000 33800001:00000000 33800001:00000000 33800000:00000080 +[FPCONF] D rounding 01952 33800002:00000080 33800001:00000000 33800000:00000080 33800002:00000080 33c00000:00000000 33bfffff:00000080 33c00001:00000080 33c00000:00000000 +[FPCONF] D rounding 01960 33bfffff:00000080 33c00001:00000080 33ffffff:00000000 33fffffe:00000080 34000000:00000080 33ffffff:00000000 33fffffe:00000080 34000000:00000080 +[FPCONF] D rounding 01968 33800002:00000000 33800001:00000080 33800003:00000080 33800002:00000000 33800001:00000080 33800003:00000080 33800003:00000000 33800002:00000080 +[FPCONF] D rounding 01976 33800004:00000080 33800003:00000000 33800002:00000080 33800004:00000080 36800000:00000000 367fffff:00000000 36800001:00000000 36800000:00000000 +[FPCONF] D rounding 01984 367fffff:00000000 36800001:00000000 36800001:00000000 36800000:00000080 36800002:00000080 36800001:00000000 36800000:00000080 36800002:00000080 +[FPCONF] D rounding 01992 36c00000:00000000 36bfffff:00000080 36c00001:00000080 36c00000:00000000 36bfffff:00000080 36c00001:00000080 36ffffff:00000000 36fffffe:00000080 +[FPCONF] D rounding 02000 37000000:00000080 36ffffff:00000000 36fffffe:00000080 37000000:00000080 36800002:00000000 36800001:00000080 36800003:00000080 36800002:00000000 +[FPCONF] D rounding 02008 36800001:00000080 36800003:00000080 36800003:00000000 36800002:00000080 36800004:00000080 36800003:00000000 36800002:00000080 36800004:00000080 +[FPCONF] D rounding 02016 18800000:00000000 187fffff:00000000 18800001:00000000 18800000:00000000 187fffff:00000000 18800001:00000000 18800001:00000000 18800000:00000080 +[FPCONF] D rounding 02024 18800002:00000080 18800001:00000000 18800000:00000080 18800002:00000080 18c00000:00000000 18bfffff:00000080 18c00001:00000080 18c00000:00000000 +[FPCONF] D rounding 02032 18bfffff:00000080 18c00001:00000080 18ffffff:00000000 18fffffe:00000080 19000000:00000080 18ffffff:00000000 18fffffe:00000080 19000000:00000080 +[FPCONF] D rounding 02040 18800002:00000000 18800001:00000080 18800003:00000080 18800002:00000000 18800001:00000080 18800003:00000080 18800003:00000000 18800002:00000080 +[FPCONF] D rounding 02048 18800004:00000080 18800003:00000000 18800002:00000080 18800004:00000080 4a800000:00000000 4a7fffff:00000000 4a800001:00000000 4a800000:00000000 +[FPCONF] D rounding 02056 4a7fffff:00000000 4a800001:00000000 4a800001:00000000 4a800000:00000080 4a800002:00000080 4a800001:00000000 4a800000:00000080 4a800002:00000080 +[FPCONF] D rounding 02064 4ac00000:00000000 4abfffff:00000080 4ac00001:00000080 4ac00000:00000000 4abfffff:00000080 4ac00001:00000080 4affffff:00000000 4afffffe:00000080 +[FPCONF] D rounding 02072 4b000000:00000080 4affffff:00000000 4afffffe:00000080 4b000000:00000080 4a800002:00000000 4a800001:00000080 4a800003:00000080 4a800002:00000000 +[FPCONF] D rounding 02080 4a800001:00000080 4a800003:00000080 4a800003:00000000 4a800002:00000080 4a800004:00000080 4a800003:00000000 4a800002:00000080 4a800004:00000080 +[FPCONF] D rounding 02088 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D rounding 02096 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D rounding 02104 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D rounding 02112 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D rounding 02120 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 7c800000:00000000 7c7fffff:00000000 7c800001:00000000 7c800000:00000000 +[FPCONF] D rounding 02128 7c7fffff:00000000 7c800001:00000000 7c800001:00000000 7c800000:00000080 7c800002:00000080 7c800001:00000000 7c800000:00000080 7c800002:00000080 +[FPCONF] D rounding 02136 7cc00000:00000000 7cbfffff:00000080 7cc00001:00000080 7cc00000:00000000 7cbfffff:00000080 7cc00001:00000080 7cffffff:00000000 7cfffffe:00000080 +[FPCONF] D rounding 02144 7d000000:00000080 7cffffff:00000000 7cfffffe:00000080 7d000000:00000080 7c800002:00000000 7c800001:00000080 7c800003:00000080 7c800002:00000000 +[FPCONF] D rounding 02152 7c800001:00000080 7c800003:00000080 7c800003:00000000 7c800002:00000080 7c800004:00000080 7c800003:00000000 7c800002:00000080 7c800004:00000080 +[FPCONF] D rounding 02160 33800000:00000000 337fffff:00000000 33800001:00000000 33800000:00000000 337fffff:00000000 33800001:00000000 33800001:00000000 33800001:00000080 +[FPCONF] D rounding 02168 33800003:00000080 33800001:00000000 33800001:00000080 33800003:00000080 33c00000:00000000 33c00000:00000080 33c00002:00000080 33c00000:00000000 +[FPCONF] D rounding 02176 33c00000:00000080 33c00002:00000080 33ffffff:00000000 33ffffff:00000080 34000001:00000080 33ffffff:00000000 33ffffff:00000080 34000001:00000080 +[FPCONF] D rounding 02184 33800002:00000000 33800002:00000080 33800004:00000080 33800002:00000000 33800002:00000080 33800004:00000080 33800003:00000000 33800003:00000080 +[FPCONF] D rounding 02192 33800005:00000080 33800003:00000000 33800003:00000080 33800005:00000080 36800000:00000000 367fffff:00000000 36800001:00000000 36800000:00000000 +[FPCONF] D rounding 02200 367fffff:00000000 36800001:00000000 36800001:00000000 36800001:00000080 36800003:00000080 36800001:00000000 36800001:00000080 36800003:00000080 +[FPCONF] D rounding 02208 36c00000:00000000 36c00000:00000080 36c00002:00000080 36c00000:00000000 36c00000:00000080 36c00002:00000080 36ffffff:00000000 36ffffff:00000080 +[FPCONF] D rounding 02216 37000001:00000080 36ffffff:00000000 36ffffff:00000080 37000001:00000080 36800002:00000000 36800002:00000080 36800004:00000080 36800002:00000000 +[FPCONF] D rounding 02224 36800002:00000080 36800004:00000080 36800003:00000000 36800003:00000080 36800005:00000080 36800003:00000000 36800003:00000080 36800005:00000080 +[FPCONF] D rounding 02232 18800000:00000000 187fffff:00000000 18800001:00000000 18800000:00000000 187fffff:00000000 18800001:00000000 18800001:00000000 18800001:00000080 +[FPCONF] D rounding 02240 18800003:00000080 18800001:00000000 18800001:00000080 18800003:00000080 18c00000:00000000 18c00000:00000080 18c00002:00000080 18c00000:00000000 +[FPCONF] D rounding 02248 18c00000:00000080 18c00002:00000080 18ffffff:00000000 18ffffff:00000080 19000001:00000080 18ffffff:00000000 18ffffff:00000080 19000001:00000080 +[FPCONF] D rounding 02256 18800002:00000000 18800002:00000080 18800004:00000080 18800002:00000000 18800002:00000080 18800004:00000080 18800003:00000000 18800003:00000080 +[FPCONF] D rounding 02264 18800005:00000080 18800003:00000000 18800003:00000080 18800005:00000080 4a800000:00000000 4a7fffff:00000000 4a800001:00000000 4a800000:00000000 +[FPCONF] D rounding 02272 4a7fffff:00000000 4a800001:00000000 4a800001:00000000 4a800001:00000080 4a800003:00000080 4a800001:00000000 4a800001:00000080 4a800003:00000080 +[FPCONF] D rounding 02280 4ac00000:00000000 4ac00000:00000080 4ac00002:00000080 4ac00000:00000000 4ac00000:00000080 4ac00002:00000080 4affffff:00000000 4affffff:00000080 +[FPCONF] D rounding 02288 4b000001:00000080 4affffff:00000000 4affffff:00000080 4b000001:00000080 4a800002:00000000 4a800002:00000080 4a800004:00000080 4a800002:00000000 +[FPCONF] D rounding 02296 4a800002:00000080 4a800004:00000080 4a800003:00000000 4a800003:00000080 4a800005:00000080 4a800003:00000000 4a800003:00000080 4a800005:00000080 +[FPCONF] D rounding 02304 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 +[FPCONF] D rounding 02312 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 +[FPCONF] D rounding 02320 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 +[FPCONF] D rounding 02328 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 +[FPCONF] D rounding 02336 00000001:00000180 00000001:00000180 00000001:00000180 00000001:00000180 7c800000:00000000 7c7fffff:00000000 7c800001:00000000 7c800000:00000000 +[FPCONF] D rounding 02344 7c7fffff:00000000 7c800001:00000000 7c800001:00000000 7c800001:00000080 7c800003:00000080 7c800001:00000000 7c800001:00000080 7c800003:00000080 +[FPCONF] D rounding 02352 7cc00000:00000000 7cc00000:00000080 7cc00002:00000080 7cc00000:00000000 7cc00000:00000080 7cc00002:00000080 7cffffff:00000000 7cffffff:00000080 +[FPCONF] D rounding 02360 7d000001:00000080 7cffffff:00000000 7cffffff:00000080 7d000001:00000080 7c800002:00000000 7c800002:00000080 7c800004:00000080 7c800002:00000000 +[FPCONF] D rounding 02368 7c800002:00000080 7c800004:00000080 7c800003:00000000 7c800003:00000080 7c800005:00000080 7c800003:00000000 7c800003:00000080 7c800005:00000080 +[FPCONF] D rounding 02376 33800000:00000000 337fffff:00000000 33800001:00000000 33800000:00000000 337fffff:00000000 33800001:00000000 33800001:00000000 33800000:00000080 +[FPCONF] D rounding 02384 33800002:00000080 33800001:00000000 33800000:00000080 33800002:00000080 33c00000:00000000 33bfffff:00000080 33c00001:00000080 33c00000:00000000 +[FPCONF] D rounding 02392 33bfffff:00000080 33c00001:00000080 33ffffff:00000000 33fffffe:00000080 34000000:00000080 33ffffff:00000000 33fffffe:00000080 34000000:00000080 +[FPCONF] D rounding 02400 33800002:00000000 33800001:00000080 33800003:00000080 33800002:00000000 33800001:00000080 33800003:00000080 33800003:00000000 33800002:00000080 +[FPCONF] D rounding 02408 33800004:00000080 33800003:00000000 33800002:00000080 33800004:00000080 36800000:00000000 367fffff:00000000 36800001:00000000 36800000:00000000 +[FPCONF] D rounding 02416 367fffff:00000000 36800001:00000000 36800001:00000000 36800000:00000080 36800002:00000080 36800001:00000000 36800000:00000080 36800002:00000080 +[FPCONF] D rounding 02424 36c00000:00000000 36bfffff:00000080 36c00001:00000080 36c00000:00000000 36bfffff:00000080 36c00001:00000080 36ffffff:00000000 36fffffe:00000080 +[FPCONF] D rounding 02432 37000000:00000080 36ffffff:00000000 36fffffe:00000080 37000000:00000080 36800002:00000000 36800001:00000080 36800003:00000080 36800002:00000000 +[FPCONF] D rounding 02440 36800001:00000080 36800003:00000080 36800003:00000000 36800002:00000080 36800004:00000080 36800003:00000000 36800002:00000080 36800004:00000080 +[FPCONF] D rounding 02448 18800000:00000000 187fffff:00000000 18800001:00000000 18800000:00000000 187fffff:00000000 18800001:00000000 18800001:00000000 18800000:00000080 +[FPCONF] D rounding 02456 18800002:00000080 18800001:00000000 18800000:00000080 18800002:00000080 18c00000:00000000 18bfffff:00000080 18c00001:00000080 18c00000:00000000 +[FPCONF] D rounding 02464 18bfffff:00000080 18c00001:00000080 18ffffff:00000000 18fffffe:00000080 19000000:00000080 18ffffff:00000000 18fffffe:00000080 19000000:00000080 +[FPCONF] D rounding 02472 18800002:00000000 18800001:00000080 18800003:00000080 18800002:00000000 18800001:00000080 18800003:00000080 18800003:00000000 18800002:00000080 +[FPCONF] D rounding 02480 18800004:00000080 18800003:00000000 18800002:00000080 18800004:00000080 4a800000:00000000 4a7fffff:00000000 4a800001:00000000 4a800000:00000000 +[FPCONF] D rounding 02488 4a7fffff:00000000 4a800001:00000000 4a800001:00000000 4a800000:00000080 4a800002:00000080 4a800001:00000000 4a800000:00000080 4a800002:00000080 +[FPCONF] D rounding 02496 4ac00000:00000000 4abfffff:00000080 4ac00001:00000080 4ac00000:00000000 4abfffff:00000080 4ac00001:00000080 4affffff:00000000 4afffffe:00000080 +[FPCONF] D rounding 02504 4b000000:00000080 4affffff:00000000 4afffffe:00000080 4b000000:00000080 4a800002:00000000 4a800001:00000080 4a800003:00000080 4a800002:00000000 +[FPCONF] D rounding 02512 4a800001:00000080 4a800003:00000080 4a800003:00000000 4a800002:00000080 4a800004:00000080 4a800003:00000000 4a800002:00000080 4a800004:00000080 +[FPCONF] D rounding 02520 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D rounding 02528 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D rounding 02536 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D rounding 02544 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D rounding 02552 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 7c800000:00000000 7c7fffff:00000000 7c800001:00000000 7c800000:00000000 +[FPCONF] D rounding 02560 7c7fffff:00000000 7c800001:00000000 7c800001:00000000 7c800000:00000080 7c800002:00000080 7c800001:00000000 7c800000:00000080 7c800002:00000080 +[FPCONF] D rounding 02568 7cc00000:00000000 7cbfffff:00000080 7cc00001:00000080 7cc00000:00000000 7cbfffff:00000080 7cc00001:00000080 7cffffff:00000000 7cfffffe:00000080 +[FPCONF] D rounding 02576 7d000000:00000080 7cffffff:00000000 7cfffffe:00000080 7d000000:00000080 7c800002:00000000 7c800001:00000080 7c800003:00000080 7c800002:00000000 +[FPCONF] D rounding 02584 7c800001:00000080 7c800003:00000080 7c800003:00000000 7c800002:00000080 7c800004:00000080 7c800003:00000000 7c800002:00000080 7c800004:00000080 +[FPCONF] DIGEST rounding 0x2fbcc489 rows=2592 +[FPCONF] END family=rounding count=2592 +[FPCONF] FAMILY nan_payload label=F2 count=658 of=658 +[FPCONF] D nan_payload 00000 7fc00000:00000000 7fc00000:00000000 7fd5aa55:00000000 7fc00000:00000000 7fc00000:00000000 7fd5aa55:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D nan_payload 00008 7fd5aa55:00000000 7fd5aa55:00000000 7fd5aa55:00000000 ffc00000:00000000 7fd5aa55:00000000 7fd5aa55:00000000 ffc00000:00000000 7fd5aa55:00000000 +[FPCONF] D nan_payload 00016 7fd5aa55:00000000 ffc00000:00000000 ffc00000:00000000 ffc00000:00000000 7fc00001:00000800 ffc00000:00000000 ffc00000:00000000 7fc00001:00000800 +[FPCONF] D nan_payload 00024 ffc00000:00000000 ffc00000:00000000 7fc00001:00000800 7fc00001:00000800 7fc00001:00000800 7fe5a5a5:00000800 7fc00001:00000800 7fc00001:00000800 +[FPCONF] D nan_payload 00032 7fe5a5a5:00000800 7fc00001:00000800 7fc00001:00000800 7fe5a5a5:00000800 7fe5a5a5:00000800 7fe5a5a5:00000800 ffc00001:00000800 7fe5a5a5:00000800 +[FPCONF] D nan_payload 00040 7fe5a5a5:00000800 ffc00001:00000800 7fe5a5a5:00000800 7fe5a5a5:00000800 ffc00001:00000800 ffc00001:00000800 ffc00001:00000800 7fc00000:00000800 +[FPCONF] D nan_payload 00048 ffc00001:00000800 ffc00001:00000800 7fc00000:00000800 ffc00001:00000800 ffc00001:00000800 7fc00000:00000800 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D nan_payload 00056 7fd5aa55:00000000 7fc00000:00000000 7fc00000:00000000 7fd5aa55:00000000 7fc00000:00000000 7fc00000:00000000 7fd5aa55:00000000 7fd5aa55:00000000 +[FPCONF] D nan_payload 00064 7fd5aa55:00000000 ffc00000:00000000 7fd5aa55:00000000 7fd5aa55:00000000 ffc00000:00000000 7fd5aa55:00000000 7fd5aa55:00000000 ffc00000:00000000 +[FPCONF] D nan_payload 00072 ffc00000:00000000 ffc00000:00000000 7fc00001:00000800 ffc00000:00000000 ffc00000:00000000 7fc00001:00000800 ffc00000:00000000 ffc00000:00000000 +[FPCONF] D nan_payload 00080 7fc00001:00000800 7fc00001:00000800 7fc00001:00000800 7fe5a5a5:00000800 7fc00001:00000800 7fc00001:00000800 7fe5a5a5:00000800 7fc00001:00000800 +[FPCONF] D nan_payload 00088 7fc00001:00000800 7fe5a5a5:00000800 7fe5a5a5:00000800 7fe5a5a5:00000800 ffc00001:00000800 7fe5a5a5:00000800 7fe5a5a5:00000800 ffc00001:00000800 +[FPCONF] D nan_payload 00096 7fe5a5a5:00000800 7fe5a5a5:00000800 ffc00001:00000800 ffc00001:00000800 ffc00001:00000800 7fc00000:00000800 ffc00001:00000800 ffc00001:00000800 +[FPCONF] D nan_payload 00104 7fc00000:00000800 ffc00001:00000800 ffc00001:00000800 7fc00000:00000800 7fc00000:00000000 7fc00000:00000000 7fd5aa55:00000000 7fc00000:00000000 +[FPCONF] D nan_payload 00112 7fc00000:00000000 7fd5aa55:00000000 7fc00000:00000000 7fc00000:00000000 7fd5aa55:00000000 7fd5aa55:00000000 7fd5aa55:00000000 ffc00000:00000000 +[FPCONF] D nan_payload 00120 7fd5aa55:00000000 7fd5aa55:00000000 ffc00000:00000000 7fd5aa55:00000000 7fd5aa55:00000000 ffc00000:00000000 ffc00000:00000000 ffc00000:00000000 +[FPCONF] D nan_payload 00128 7fc00001:00000800 ffc00000:00000000 ffc00000:00000000 7fc00001:00000800 ffc00000:00000000 ffc00000:00000000 7fc00001:00000800 7fc00001:00000800 +[FPCONF] D nan_payload 00136 7fc00001:00000800 7fe5a5a5:00000800 7fc00001:00000800 7fc00001:00000800 7fe5a5a5:00000800 7fc00001:00000800 7fc00001:00000800 7fe5a5a5:00000800 +[FPCONF] D nan_payload 00144 7fe5a5a5:00000800 7fe5a5a5:00000800 ffc00001:00000800 7fe5a5a5:00000800 7fe5a5a5:00000800 ffc00001:00000800 7fe5a5a5:00000800 7fe5a5a5:00000800 +[FPCONF] D nan_payload 00152 ffc00001:00000800 ffc00001:00000800 ffc00001:00000800 7fc00000:00000800 ffc00001:00000800 ffc00001:00000800 7fc00000:00000800 ffc00001:00000800 +[FPCONF] D nan_payload 00160 ffc00001:00000800 7fc00000:00000800 7fc00000:00000000 7fc00000:00000000 7fd5aa55:00000000 7fc00000:00000000 7fc00000:00000000 7fd5aa55:00000000 +[FPCONF] D nan_payload 00168 7fc00000:00000000 7fc00000:00000000 7fd5aa55:00000000 7fd5aa55:00000000 7fd5aa55:00000000 ffc00000:00000000 7fd5aa55:00000000 7fd5aa55:00000000 +[FPCONF] D nan_payload 00176 ffc00000:00000000 7fd5aa55:00000000 7fd5aa55:00000000 ffc00000:00000000 ffc00000:00000000 ffc00000:00000000 7fc00001:00000800 ffc00000:00000000 +[FPCONF] D nan_payload 00184 ffc00000:00000000 7fc00001:00000800 ffc00000:00000000 ffc00000:00000000 7fc00001:00000800 7fc00001:00000800 7fc00001:00000800 7fe5a5a5:00000800 +[FPCONF] D nan_payload 00192 7fc00001:00000800 7fc00001:00000800 7fe5a5a5:00000800 7fc00001:00000800 7fc00001:00000800 7fe5a5a5:00000800 7fe5a5a5:00000800 7fe5a5a5:00000800 +[FPCONF] D nan_payload 00200 ffc00001:00000800 7fe5a5a5:00000800 7fe5a5a5:00000800 ffc00001:00000800 7fe5a5a5:00000800 7fe5a5a5:00000800 ffc00001:00000800 ffc00001:00000800 +[FPCONF] D nan_payload 00208 ffc00001:00000800 7fc00000:00000800 ffc00001:00000800 ffc00001:00000800 7fc00000:00000800 ffc00001:00000800 ffc00001:00000800 7fc00000:00000800 +[FPCONF] D nan_payload 00216 7fc00000:00000000 7fc00000:00000000 7fd5aa55:00000000 7fc00000:00000000 7fc00000:00000000 7fd5aa55:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D nan_payload 00224 7fd5aa55:00000000 7fd5aa55:00000000 7fd5aa55:00000000 ffc00000:00000000 7fd5aa55:00000000 7fd5aa55:00000000 ffc00000:00000000 7fd5aa55:00000000 +[FPCONF] D nan_payload 00232 7fd5aa55:00000000 ffc00000:00000000 ffc00000:00000000 ffc00000:00000000 7fc00001:00000800 ffc00000:00000000 ffc00000:00000000 7fc00001:00000800 +[FPCONF] D nan_payload 00240 ffc00000:00000000 ffc00000:00000000 7fc00001:00000800 7fc00001:00000800 7fc00001:00000800 7fe5a5a5:00000800 7fc00001:00000800 7fc00001:00000800 +[FPCONF] D nan_payload 00248 7fe5a5a5:00000800 7fc00001:00000800 7fc00001:00000800 7fe5a5a5:00000800 7fe5a5a5:00000800 7fe5a5a5:00000800 ffc00001:00000800 7fe5a5a5:00000800 +[FPCONF] D nan_payload 00256 7fe5a5a5:00000800 ffc00001:00000800 7fe5a5a5:00000800 7fe5a5a5:00000800 ffc00001:00000800 ffc00001:00000800 ffc00001:00000800 7fc00000:00000800 +[FPCONF] D nan_payload 00264 ffc00001:00000800 ffc00001:00000800 7fc00000:00000800 ffc00001:00000800 ffc00001:00000800 7fc00000:00000800 00000000:00000000 00000000:00000000 +[FPCONF] D nan_payload 00272 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D nan_payload 00280 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D nan_payload 00288 00000000:00000000 00000000:00000000 00000000:00000800 00000000:00000000 00000000:00000000 00000000:00000800 00000000:00000000 00000000:00000000 +[FPCONF] D nan_payload 00296 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 +[FPCONF] D nan_payload 00304 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 +[FPCONF] D nan_payload 00312 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 +[FPCONF] D nan_payload 00320 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 +[FPCONF] D nan_payload 00328 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 +[FPCONF] D nan_payload 00336 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 +[FPCONF] D nan_payload 00344 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 +[FPCONF] D nan_payload 00352 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 +[FPCONF] D nan_payload 00360 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 +[FPCONF] D nan_payload 00368 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 +[FPCONF] D nan_payload 00376 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 +[FPCONF] D nan_payload 00384 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 +[FPCONF] D nan_payload 00392 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 +[FPCONF] D nan_payload 00400 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 +[FPCONF] D nan_payload 00408 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 +[FPCONF] D nan_payload 00416 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 +[FPCONF] D nan_payload 00424 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 00000000:00000800 +[FPCONF] D nan_payload 00432 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 +[FPCONF] D nan_payload 00440 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 +[FPCONF] D nan_payload 00448 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000800 00000001:00000000 00000001:00000000 00000001:00000800 +[FPCONF] D nan_payload 00456 00000001:00000000 00000001:00000000 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 +[FPCONF] D nan_payload 00464 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 +[FPCONF] D nan_payload 00472 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 +[FPCONF] D nan_payload 00480 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000000 00000001:00000000 +[FPCONF] D nan_payload 00488 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 +[FPCONF] D nan_payload 00496 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 +[FPCONF] D nan_payload 00504 00000001:00000000 00000001:00000000 00000001:00000800 00000001:00000000 00000001:00000000 00000001:00000800 00000001:00000000 00000001:00000000 +[FPCONF] D nan_payload 00512 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 +[FPCONF] D nan_payload 00520 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 +[FPCONF] D nan_payload 00528 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 +[FPCONF] D nan_payload 00536 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 +[FPCONF] D nan_payload 00544 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 +[FPCONF] D nan_payload 00552 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 +[FPCONF] D nan_payload 00560 00000001:00000800 00000001:00000000 00000001:00000000 00000001:00000800 00000001:00000000 00000001:00000000 00000001:00000800 00000001:00000800 +[FPCONF] D nan_payload 00568 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 +[FPCONF] D nan_payload 00576 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 +[FPCONF] D nan_payload 00584 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 +[FPCONF] D nan_payload 00592 00000001:00000800 00000001:00000800 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 +[FPCONF] D nan_payload 00600 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 +[FPCONF] D nan_payload 00608 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000000 00000001:00000800 00000001:00000000 +[FPCONF] D nan_payload 00616 00000001:00000000 00000001:00000800 00000001:00000000 00000001:00000000 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 +[FPCONF] D nan_payload 00624 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 +[FPCONF] D nan_payload 00632 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 +[FPCONF] D nan_payload 00640 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 00000001:00000800 +[FPCONF] D nan_payload 00648 7fc00000:00000800 7fc00000:00000800 7fc00000:00000800 7fc00000:00000800 7fc00000:00000800 7fc00000:00000800 7fc00000:00000800 7fc00000:00000800 +[FPCONF] D nan_payload 00656 7fc00000:00000800 7fc00000:00000800 +[FPCONF] DIGEST nan_payload 0x7daac259 rows=658 +[FPCONF] END family=nan_payload count=658 +[FPCONF] FAMILY denormal label=F3 count=350 of=350 +[FPCONF] D denormal 00000 00800001:00000000 807fffff:00000000 00000000:00000180 3f800000:00000080 bf800000:00000080 00000001:00000000 00800002:00000000 80800000:00000000 +[FPCONF] D denormal 00008 00000000:00000180 34000000:00000080 b4000000:00000080 00000000:00000180 3f000000:00000080 bf000000:00000080 00000000:00000180 007fffff:00000000 +[FPCONF] D denormal 00016 80800001:00000000 80000000:00000180 3f800000:00000080 bf800000:00000080 80000001:00000000 00800000:00000000 80800002:00000000 80000000:00000180 +[FPCONF] D denormal 00024 34000000:00000080 b4000000:00000080 80000000:00000180 3f000000:00000080 bf000000:00000080 80000000:00000180 00800002:00000000 807ffffe:00000000 +[FPCONF] D denormal 00032 00000000:00000180 3f800000:00000080 bf800000:00000080 00000002:00000000 00800003:00000000 807fffff:00000000 00000000:00000180 34000000:00000080 +[FPCONF] D denormal 00040 b4000000:00000080 00000000:00000180 3f000000:00000080 bf000000:00000080 00000001:00000000 007ffffe:00000000 80800002:00000000 80000000:00000180 +[FPCONF] D denormal 00048 3f800000:00000080 bf800000:00000080 80000002:00000000 007fffff:00000000 80800003:00000000 80000000:00000180 34000000:00000080 b4000000:00000080 +[FPCONF] D denormal 00056 80000000:00000180 3f000000:00000080 bf000000:00000080 80000001:00000000 00bfffff:00000000 80400001:00000000 00000000:00000180 3f800000:00000080 +[FPCONF] D denormal 00064 bf800000:00000080 003fffff:00000000 00c00000:00000000 80400002:00000000 00000000:00000180 34000000:00000080 b4000000:00000080 00000000:00000180 +[FPCONF] D denormal 00072 3f000000:00000080 bf000000:00000080 00200000:00000180 00400001:00000000 80bfffff:00000000 80000000:00000180 3f800000:00000080 bf800000:00000080 +[FPCONF] D denormal 00080 803fffff:00000000 00400002:00000000 80c00000:00000000 80000000:00000180 34000000:00000080 b4000000:00000080 80000000:00000180 3f000000:00000080 +[FPCONF] D denormal 00088 bf000000:00000080 80200000:00000180 00c00000:00000000 80400000:00000000 00000000:00000180 3f800000:00000080 bf800000:00000080 00400000:00000000 +[FPCONF] D denormal 00096 00c00001:00000000 80400001:00000000 00000000:00000180 34000000:00000080 b4000000:00000080 00000000:00000180 3f000000:00000080 bf000000:00000080 +[FPCONF] D denormal 00104 00200000:00000000 00400000:00000000 80c00000:00000000 80000000:00000180 3f800000:00000080 bf800000:00000080 80400000:00000000 00400001:00000000 +[FPCONF] D denormal 00112 80c00001:00000000 80000000:00000180 34000000:00000080 b4000000:00000080 80000000:00000180 3f000000:00000080 bf000000:00000080 80200000:00000000 +[FPCONF] D denormal 00120 00ffffff:00000000 80000001:00000000 00000000:00000180 3f800000:00000080 bf800000:00000080 007fffff:00000000 01000000:00000000 80000002:00000000 +[FPCONF] D denormal 00128 00000000:00000180 34000000:00000080 b4000000:00000080 00000001:00000180 3f000000:00000080 bf000000:00000080 00400000:00000180 00000001:00000000 +[FPCONF] D denormal 00136 80ffffff:00000000 80000000:00000180 3f800000:00000080 bf800000:00000080 807fffff:00000000 00000002:00000000 81000000:00000000 80000000:00000180 +[FPCONF] D denormal 00144 34000000:00000080 b4000000:00000080 80000001:00000180 3f000000:00000080 bf000000:00000080 80400000:00000180 00400000:00000000 00200000:00000000 +[FPCONF] D denormal 00152 00000001:00000000 00000000:00000180 00000000:00000180 80400000:00000000 80200000:00000000 80000001:00000000 80000000:00000180 80000000:00000180 +[FPCONF] D denormal 00160 00400000:00000180 00200000:00000180 00000001:00000180 00000001:00000180 00000000:00000180 80400000:00000180 80200000:00000180 80000001:00000180 +[FPCONF] D denormal 00168 80000001:00000180 80000000:00000180 00800000:00000000 00400000:00000000 00000002:00000000 00000001:00000000 00000000:00000180 80800000:00000000 +[FPCONF] D denormal 00176 80400000:00000000 80000002:00000000 80000001:00000000 80000000:00000180 00480000:00000180 00240000:00000180 00000001:00000180 00000001:00000180 +[FPCONF] D denormal 00184 00000000:00000180 80480000:00000180 80240000:00000180 80000001:00000180 80000001:00000180 80000000:00000180 01800000:00000000 01000000:00000000 +[FPCONF] D denormal 00192 00000008:00000000 00000004:00000000 00000000:00000180 81800000:00000000 81000000:00000000 80000008:00000000 80000004:00000000 80000000:00000180 +[FPCONF] D denormal 00200 00000002:00000000 00000000:00000000 00000000:00000180 00000003:00000000 80000001:00000000 00000000:00000180 00400000:00000000 803ffffe:00000000 +[FPCONF] D denormal 00208 00000000:00000180 00400001:00000000 803fffff:00000000 00000000:00000180 00800000:00000000 807ffffe:00000000 00000000:00000180 00000000:00000000 +[FPCONF] D denormal 00216 80000002:00000000 80000000:00000180 00000001:00000000 80000003:00000000 80000000:00000180 003ffffe:00000000 80400000:00000000 80000000:00000180 +[FPCONF] D denormal 00224 003fffff:00000000 80400001:00000000 80000000:00000180 007ffffe:00000000 80800000:00000000 80000000:00000180 00000003:00000000 00000001:00000000 +[FPCONF] D denormal 00232 00000000:00000180 00000004:00000000 00000000:00000000 00000000:00000180 00400001:00000000 803ffffd:00000000 00000000:00000180 00400002:00000000 +[FPCONF] D denormal 00240 803ffffe:00000000 00000000:00000180 00800001:00000000 807ffffd:00000000 00000000:00000180 80000001:00000000 80000003:00000000 80000000:00000180 +[FPCONF] D denormal 00248 00000000:00000000 80000004:00000000 80000000:00000180 003ffffd:00000000 80400001:00000000 80000000:00000180 003ffffe:00000000 80400002:00000000 +[FPCONF] D denormal 00256 80000000:00000180 007ffffd:00000000 80800001:00000000 80000000:00000180 00400000:00000000 003ffffe:00000000 00000000:00000180 00400001:00000000 +[FPCONF] D denormal 00264 003ffffd:00000000 00000000:00000180 007ffffe:00000000 00000000:00000000 00000000:00000180 007fffff:00000000 80000001:00000000 00000000:00000180 +[FPCONF] D denormal 00272 00bffffe:00000000 80400000:00000000 00000000:00000180 803ffffe:00000000 80400000:00000000 80000000:00000180 803ffffd:00000000 80400001:00000000 +[FPCONF] D denormal 00280 80000000:00000180 00000000:00000000 807ffffe:00000000 80000000:00000180 00000001:00000000 807fffff:00000000 80000000:00000180 00400000:00000000 +[FPCONF] D denormal 00288 80bffffe:00000000 80000000:00000180 00400001:00000000 003fffff:00000000 00000000:00000180 00400002:00000000 003ffffe:00000000 00000000:00000180 +[FPCONF] D denormal 00296 007fffff:00000000 00000001:00000000 00000000:00000180 00800000:00000000 00000000:00000000 00000000:00000180 00bfffff:00000000 803fffff:00000000 +[FPCONF] D denormal 00304 00000000:00000180 803fffff:00000000 80400001:00000000 80000000:00000180 803ffffe:00000000 80400002:00000000 80000000:00000180 80000001:00000000 +[FPCONF] D denormal 00312 807fffff:00000000 80000000:00000180 00000000:00000000 80800000:00000000 80000000:00000180 003fffff:00000000 80bfffff:00000000 80000000:00000180 +[FPCONF] D denormal 00320 00800000:00000000 007ffffe:00000000 00000000:00000180 00800001:00000000 007ffffd:00000000 00000000:00000180 00bffffe:00000000 00400000:00000000 +[FPCONF] D denormal 00328 00000000:00000180 00bfffff:00000000 003fffff:00000000 00000000:00000180 00fffffe:00000000 00000000:00000000 00000000:00000180 807ffffe:00000000 +[FPCONF] D denormal 00336 80800000:00000000 80000000:00000180 807ffffd:00000000 80800001:00000000 80000000:00000180 80400000:00000000 80bffffe:00000000 80000000:00000180 +[FPCONF] D denormal 00344 803fffff:00000000 80bfffff:00000000 80000000:00000180 00000000:00000000 80fffffe:00000000 80000000:00000180 +[FPCONF] DIGEST denormal 0xb3933618 rows=350 +[FPCONF] END family=denormal count=350 +[FPCONF] FAMILY signed_zero label=F4 count=206 of=206 +[FPCONF] D signed_zero 00000 80000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 80000000:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D signed_zero 00008 00000000:00000000 00000000:00000000 3f800000:00000000 3f800000:00000000 bf800000:00000000 bf800000:00000000 7f800000:00000000 7f800000:00000000 +[FPCONF] D signed_zero 00016 ff800000:00000000 ff800000:00000000 00800000:00000000 00800000:00000000 80800000:00000000 80800000:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D signed_zero 00024 80000000:00000000 80000000:00000000 3f800000:00000000 3f800000:00000000 bf800000:00000000 bf800000:00000000 7f800000:00000000 7f800000:00000000 +[FPCONF] D signed_zero 00032 ff800000:00000000 ff800000:00000000 00800000:00000000 00800000:00000000 80800000:00000000 80800000:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D signed_zero 00040 00000000:00000000 80000000:00000000 bf800000:00000000 3f800000:00000000 3f800000:00000000 bf800000:00000000 ff800000:00000000 7f800000:00000000 +[FPCONF] D signed_zero 00048 7f800000:00000000 ff800000:00000000 80800000:00000000 00800000:00000000 00800000:00000000 80800000:00000000 80000000:00000000 00000000:00000000 +[FPCONF] D signed_zero 00056 00000000:00000000 00000000:00000000 bf800000:00000000 3f800000:00000000 3f800000:00000000 bf800000:00000000 ff800000:00000000 7f800000:00000000 +[FPCONF] D signed_zero 00064 7f800000:00000000 ff800000:00000000 80800000:00000000 00800000:00000000 00800000:00000000 80800000:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D signed_zero 00072 80000000:00000000 80000000:00000000 00000000:00000000 00000000:00000000 80000000:00000000 80000000:00000000 7fc00000:00000800 7fc00000:00000800 +[FPCONF] D signed_zero 00080 7fc00000:00000800 7fc00000:00000800 00000000:00000000 00000000:00000000 80000000:00000000 80000000:00000000 80000000:00000000 80000000:00000000 +[FPCONF] D signed_zero 00088 00000000:00000000 00000000:00000000 80000000:00000000 80000000:00000000 00000000:00000000 00000000:00000000 7fc00000:00000800 7fc00000:00000800 +[FPCONF] D signed_zero 00096 7fc00000:00000800 7fc00000:00000800 80000000:00000000 80000000:00000000 00000000:00000000 00000000:00000000 00000001:00000000 00000001:00000000 +[FPCONF] D signed_zero 00104 00000001:00000000 00000001:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D signed_zero 00112 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000001:00000000 00000001:00000000 +[FPCONF] D signed_zero 00120 00000001:00000000 00000001:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D signed_zero 00128 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D signed_zero 00136 00000000:00000000 00000000:00000000 00000001:00000000 00000000:00000000 00000000:00000000 00000001:00000000 00000001:00000000 00000000:00000000 +[FPCONF] D signed_zero 00144 00000000:00000000 00000001:00000000 00000001:00000000 00000000:00000000 00000000:00000000 00000001:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D signed_zero 00152 00000000:00000000 00000000:00000000 00000001:00000000 00000000:00000000 00000000:00000000 00000001:00000000 00000001:00000000 00000000:00000000 +[FPCONF] D signed_zero 00160 00000000:00000000 00000001:00000000 00000001:00000000 00000000:00000000 00000000:00000000 00000001:00000000 00000001:00000000 00000001:00000000 +[FPCONF] D signed_zero 00168 00000001:00000000 00000001:00000000 00000001:00000000 00000000:00000000 00000000:00000000 00000001:00000000 00000001:00000000 00000000:00000000 +[FPCONF] D signed_zero 00176 00000000:00000000 00000001:00000000 00000001:00000000 00000000:00000000 00000000:00000000 00000001:00000000 00000001:00000000 00000001:00000000 +[FPCONF] D signed_zero 00184 00000001:00000000 00000001:00000000 00000001:00000000 00000000:00000000 00000000:00000000 00000001:00000000 00000001:00000000 00000000:00000000 +[FPCONF] D signed_zero 00192 00000000:00000000 00000001:00000000 00000001:00000000 00000000:00000000 00000000:00000000 00000001:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D signed_zero 00200 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 +[FPCONF] DIGEST signed_zero 0xaacf1700 rows=206 +[FPCONF] END family=signed_zero count=206 +[FPCONF] FAMILY div_sqrt label=F5 count=1296 of=1296 +[FPCONF] D div_sqrt 00000 3fff0000:00000000 3ffb0000:00000000 3ff70000:00000000 3ff40000:00000000 3ff00000:00000000 3fed0000:00000000 3fe90000:00000000 3fe60000:00000000 +[FPCONF] D div_sqrt 00008 3fe30000:00000000 3fe00000:00000000 3fdd0000:00000000 3fda0000:00000000 3fd70000:00000000 3fd40000:00000000 3fd10000:00000000 3fcf0000:00000000 +[FPCONF] D div_sqrt 00016 3fcc0000:00000000 3fca0000:00000000 3fc70000:00000000 3fc50000:00000000 3fc20000:00000000 3fc00000:00000000 3fbe0000:00000000 3fbc0000:00000000 +[FPCONF] D div_sqrt 00024 3fba0000:00000000 3fb80000:00000000 3fb60000:00000000 3fb40000:00000000 3fb20000:00000000 3fb00000:00000000 3fae0000:00000000 3fac0000:00000000 +[FPCONF] D div_sqrt 00032 3faa0000:00000000 3fa80000:00000000 3fa70000:00000000 3fa50000:00000000 3fa30000:00000000 3fa20000:00000000 3fa00000:00000000 3f9f0000:00000000 +[FPCONF] D div_sqrt 00040 3f9d0000:00000000 3f9c0000:00000000 3f9a0000:00000000 3f990000:00000000 3f970000:00000000 3f960000:00000000 3f950000:00000000 3f930000:00000000 +[FPCONF] D div_sqrt 00048 3f920000:00000000 3f910000:00000000 3f8f0000:00000000 3f8e0000:00000000 3f8d0000:00000000 3f8c0000:00000000 3f8b0000:00000000 3f890000:00000000 +[FPCONF] D div_sqrt 00056 3f880000:00000000 3f870000:00000000 3f860000:00000000 3f850000:00000000 3f840000:00000000 3f830000:00000000 3f820000:00000000 3f810000:00000000 +[FPCONF] D div_sqrt 00064 3f7f0000:00000000 3f7b0000:00000000 3f770000:00000000 3f740000:00000000 3f700000:00000000 3f6d0000:00000000 3f690000:00000000 3f660000:00000000 +[FPCONF] D div_sqrt 00072 3f630000:00000000 3f600000:00000000 3f5d0000:00000000 3f5a0000:00000000 3f570000:00000000 3f540000:00000000 3f510000:00000000 3f4f0000:00000000 +[FPCONF] D div_sqrt 00080 3f4c0000:00000000 3f4a0000:00000000 3f470000:00000000 3f450000:00000000 3f420000:00000000 3f400000:00000000 3f3e0000:00000000 3f3c0000:00000000 +[FPCONF] D div_sqrt 00088 3f3a0000:00000000 3f380000:00000000 3f360000:00000000 3f340000:00000000 3f320000:00000000 3f300000:00000000 3f2e0000:00000000 3f2c0000:00000000 +[FPCONF] D div_sqrt 00096 3f2a0000:00000000 3f280000:00000000 3f270000:00000000 3f250000:00000000 3f230000:00000000 3f220000:00000000 3f200000:00000000 3f1f0000:00000000 +[FPCONF] D div_sqrt 00104 3f1d0000:00000000 3f1c0000:00000000 3f1a0000:00000000 3f190000:00000000 3f170000:00000000 3f160000:00000000 3f150000:00000000 3f130000:00000000 +[FPCONF] D div_sqrt 00112 3f120000:00000000 3f110000:00000000 3f0f0000:00000000 3f0e0000:00000000 3f0d0000:00000000 3f0c0000:00000000 3f0b0000:00000000 3f090000:00000000 +[FPCONF] D div_sqrt 00120 3f080000:00000000 3f070000:00000000 3f060000:00000000 3f050000:00000000 3f040000:00000000 3f030000:00000000 3f020000:00000000 3f010000:00000000 +[FPCONF] D div_sqrt 00128 3eff0000:00000000 3efb0000:00000000 3ef70000:00000000 3ef40000:00000000 3ef00000:00000000 3eed0000:00000000 3ee90000:00000000 3ee60000:00000000 +[FPCONF] D div_sqrt 00136 3ee30000:00000000 3ee00000:00000000 3edd0000:00000000 3eda0000:00000000 3ed70000:00000000 3ed40000:00000000 3ed10000:00000000 3ecf0000:00000000 +[FPCONF] D div_sqrt 00144 3ecc0000:00000000 3eca0000:00000000 3ec70000:00000000 3ec50000:00000000 3ec20000:00000000 3ec00000:00000000 3ebe0000:00000000 3ebc0000:00000000 +[FPCONF] D div_sqrt 00152 3eba0000:00000000 3eb80000:00000000 3eb60000:00000000 3eb40000:00000000 3eb20000:00000000 3eb00000:00000000 3eae0000:00000000 3eac0000:00000000 +[FPCONF] D div_sqrt 00160 3eaa0000:00000000 3ea80000:00000000 3ea70000:00000000 3ea50000:00000000 3ea30000:00000000 3ea20000:00000000 3ea00000:00000000 3e9f0000:00000000 +[FPCONF] D div_sqrt 00168 3e9d0000:00000000 3e9c0000:00000000 3e9a0000:00000000 3e990000:00000000 3e970000:00000000 3e960000:00000000 3e950000:00000000 3e930000:00000000 +[FPCONF] D div_sqrt 00176 3e920000:00000000 3e910000:00000000 3e8f0000:00000000 3e8e0000:00000000 3e8d0000:00000000 3e8c0000:00000000 3e8b0000:00000000 3e890000:00000000 +[FPCONF] D div_sqrt 00184 3e880000:00000000 3e870000:00000000 3e860000:00000000 3e850000:00000000 3e840000:00000000 3e830000:00000000 3e820000:00000000 3e810000:00000000 +[FPCONF] D div_sqrt 00192 3e7f0000:00000000 3e7b0000:00000000 3e770000:00000000 3e740000:00000000 3e700000:00000000 3e6d0000:00000000 3e690000:00000000 3e660000:00000000 +[FPCONF] D div_sqrt 00200 3e630000:00000000 3e600000:00000000 3e5d0000:00000000 3e5a0000:00000000 3e570000:00000000 3e540000:00000000 3e510000:00000000 3e4f0000:00000000 +[FPCONF] D div_sqrt 00208 3e4c0000:00000000 3e4a0000:00000000 3e470000:00000000 3e450000:00000000 3e420000:00000000 3e400000:00000000 3e3e0000:00000000 3e3c0000:00000000 +[FPCONF] D div_sqrt 00216 3e3a0000:00000000 3e380000:00000000 3e360000:00000000 3e340000:00000000 3e320000:00000000 3e300000:00000000 3e2e0000:00000000 3e2c0000:00000000 +[FPCONF] D div_sqrt 00224 3e2a0000:00000000 3e280000:00000000 3e270000:00000000 3e250000:00000000 3e230000:00000000 3e220000:00000000 3e200000:00000000 3e1f0000:00000000 +[FPCONF] D div_sqrt 00232 3e1d0000:00000000 3e1c0000:00000000 3e1a0000:00000000 3e190000:00000000 3e170000:00000000 3e160000:00000000 3e150000:00000000 3e130000:00000000 +[FPCONF] D div_sqrt 00240 3e120000:00000000 3e110000:00000000 3e0f0000:00000000 3e0e0000:00000000 3e0d0000:00000000 3e0c0000:00000000 3e0b0000:00000000 3e090000:00000000 +[FPCONF] D div_sqrt 00248 3e080000:00000000 3e070000:00000000 3e060000:00000000 3e050000:00000000 3e040000:00000000 3e030000:00000000 3e020000:00000000 3e010000:00000000 +[FPCONF] D div_sqrt 00256 3fb40000:00000000 3fb30000:00000000 3fb20000:00000000 3fb00000:00000000 3faf0000:00000000 3fae0000:00000000 3fac0000:00000000 3fab0000:00000000 +[FPCONF] D div_sqrt 00264 3faa0000:00000000 3fa90000:00000000 3fa80000:00000000 3fa70000:00000000 3fa60000:00000000 3fa50000:00000000 3fa30000:00000000 3fa20000:00000000 +[FPCONF] D div_sqrt 00272 3fa10000:00000000 3fa00000:00000000 3f9f0000:00000000 3f9e0000:00000000 3f9e0000:00000000 3f9d0000:00000000 3f9c0000:00000000 3f9b0000:00000000 +[FPCONF] D div_sqrt 00280 3f9a0000:00000000 3f990000:00000000 3f980000:00000000 3f970000:00000000 3f970000:00000000 3f960000:00000000 3f950000:00000000 3f940000:00000000 +[FPCONF] D div_sqrt 00288 3f930000:00000000 3f930000:00000000 3f920000:00000000 3f910000:00000000 3f900000:00000000 3f900000:00000000 3f8f0000:00000000 3f8e0000:00000000 +[FPCONF] D div_sqrt 00296 3f8e0000:00000000 3f8d0000:00000000 3f8c0000:00000000 3f8c0000:00000000 3f8b0000:00000000 3f8a0000:00000000 3f8a0000:00000000 3f890000:00000000 +[FPCONF] D div_sqrt 00304 3f890000:00000000 3f880000:00000000 3f870000:00000000 3f870000:00000000 3f860000:00000000 3f860000:00000000 3f850000:00000000 3f840000:00000000 +[FPCONF] D div_sqrt 00312 3f840000:00000000 3f830000:00000000 3f830000:00000000 3f820000:00000000 3f820000:00000000 3f810000:00000000 3f810000:00000000 3f800000:00000000 +[FPCONF] D div_sqrt 00320 3f7f0000:00000000 3f7d0000:00000000 3f7b0000:00000000 3f790000:00000000 3f770000:00000000 3f760000:00000000 3f740000:00000000 3f720000:00000000 +[FPCONF] D div_sqrt 00328 3f710000:00000000 3f6f0000:00000000 3f6d0000:00000000 3f6c0000:00000000 3f6a0000:00000000 3f690000:00000000 3f670000:00000000 3f660000:00000000 +[FPCONF] D div_sqrt 00336 3f640000:00000000 3f630000:00000000 3f610000:00000000 3f600000:00000000 3f5f0000:00000000 3f5d0000:00000000 3f5c0000:00000000 3f5b0000:00000000 +[FPCONF] D div_sqrt 00344 3f5a0000:00000000 3f580000:00000000 3f570000:00000000 3f560000:00000000 3f550000:00000000 3f540000:00000000 3f530000:00000000 3f520000:00000000 +[FPCONF] D div_sqrt 00352 3f500000:00000000 3f4f0000:00000000 3f4e0000:00000000 3f4d0000:00000000 3f4c0000:00000000 3f4b0000:00000000 3f4a0000:00000000 3f490000:00000000 +[FPCONF] D div_sqrt 00360 3f480000:00000000 3f470000:00000000 3f460000:00000000 3f460000:00000000 3f450000:00000000 3f440000:00000000 3f430000:00000000 3f420000:00000000 +[FPCONF] D div_sqrt 00368 3f410000:00000000 3f400000:00000000 3f3f0000:00000000 3f3f0000:00000000 3f3e0000:00000000 3f3d0000:00000000 3f3c0000:00000000 3f3b0000:00000000 +[FPCONF] D div_sqrt 00376 3f3b0000:00000000 3f3a0000:00000000 3f390000:00000000 3f380000:00000000 3f380000:00000000 3f370000:00000000 3f360000:00000000 3f350000:00000000 +[FPCONF] D div_sqrt 00384 3f340000:00000000 3f330000:00000000 3f320000:00000000 3f300000:00000000 3f2f0000:00000000 3f2e0000:00000000 3f2c0000:00000000 3f2b0000:00000000 +[FPCONF] D div_sqrt 00392 3f2a0000:00000000 3f290000:00000000 3f280000:00000000 3f270000:00000000 3f260000:00000000 3f250000:00000000 3f230000:00000000 3f220000:00000000 +[FPCONF] D div_sqrt 00400 3f210000:00000000 3f200000:00000000 3f1f0000:00000000 3f1e0000:00000000 3f1e0000:00000000 3f1d0000:00000000 3f1c0000:00000000 3f1b0000:00000000 +[FPCONF] D div_sqrt 00408 3f1a0000:00000000 3f190000:00000000 3f180000:00000000 3f170000:00000000 3f170000:00000000 3f160000:00000000 3f150000:00000000 3f140000:00000000 +[FPCONF] D div_sqrt 00416 3f130000:00000000 3f130000:00000000 3f120000:00000000 3f110000:00000000 3f100000:00000000 3f100000:00000000 3f0f0000:00000000 3f0e0000:00000000 +[FPCONF] D div_sqrt 00424 3f0e0000:00000000 3f0d0000:00000000 3f0c0000:00000000 3f0c0000:00000000 3f0b0000:00000000 3f0a0000:00000000 3f0a0000:00000000 3f090000:00000000 +[FPCONF] D div_sqrt 00432 3f090000:00000000 3f080000:00000000 3f070000:00000000 3f070000:00000000 3f060000:00000000 3f060000:00000000 3f050000:00000000 3f040000:00000000 +[FPCONF] D div_sqrt 00440 3f040000:00000000 3f030000:00000000 3f030000:00000000 3f020000:00000000 3f020000:00000000 3f010000:00000000 3f010000:00000000 3f000000:00000000 +[FPCONF] D div_sqrt 00448 3eff0000:00000000 3efd0000:00000000 3efb0000:00000000 3ef90000:00000000 3ef70000:00000000 3ef60000:00000000 3ef40000:00000000 3ef20000:00000000 +[FPCONF] D div_sqrt 00456 3ef10000:00000000 3eef0000:00000000 3eed0000:00000000 3eec0000:00000000 3eea0000:00000000 3ee90000:00000000 3ee70000:00000000 3ee60000:00000000 +[FPCONF] D div_sqrt 00464 3ee40000:00000000 3ee30000:00000000 3ee10000:00000000 3ee00000:00000000 3edf0000:00000000 3edd0000:00000000 3edc0000:00000000 3edb0000:00000000 +[FPCONF] D div_sqrt 00472 3eda0000:00000000 3ed80000:00000000 3ed70000:00000000 3ed60000:00000000 3ed50000:00000000 3ed40000:00000000 3ed30000:00000000 3ed20000:00000000 +[FPCONF] D div_sqrt 00480 3ed00000:00000000 3ecf0000:00000000 3ece0000:00000000 3ecd0000:00000000 3ecc0000:00000000 3ecb0000:00000000 3eca0000:00000000 3ec90000:00000000 +[FPCONF] D div_sqrt 00488 3ec80000:00000000 3ec70000:00000000 3ec60000:00000000 3ec60000:00000000 3ec50000:00000000 3ec40000:00000000 3ec30000:00000000 3ec20000:00000000 +[FPCONF] D div_sqrt 00496 3ec10000:00000000 3ec00000:00000000 3ebf0000:00000000 3ebf0000:00000000 3ebe0000:00000000 3ebd0000:00000000 3ebc0000:00000000 3ebb0000:00000000 +[FPCONF] D div_sqrt 00504 3ebb0000:00000000 3eba0000:00000000 3eb90000:00000000 3eb80000:00000000 3eb80000:00000000 3eb70000:00000000 3eb60000:00000000 3eb50000:00000000 +[FPCONF] D div_sqrt 00512 3f340000:00000000 3f330000:00000000 3f320000:00000000 3f300000:00000000 3f2f0000:00000000 3f2e0000:00000000 3f2c0000:00000000 3f2b0000:00000000 +[FPCONF] D div_sqrt 00520 3f2a0000:00000000 3f290000:00000000 3f280000:00000000 3f270000:00000000 3f260000:00000000 3f250000:00000000 3f230000:00000000 3f220000:00000000 +[FPCONF] D div_sqrt 00528 3f210000:00000000 3f200000:00000000 3f1f0000:00000000 3f1e0000:00000000 3f1e0000:00000000 3f1d0000:00000000 3f1c0000:00000000 3f1b0000:00000000 +[FPCONF] D div_sqrt 00536 3f1a0000:00000000 3f190000:00000000 3f180000:00000000 3f170000:00000000 3f170000:00000000 3f160000:00000000 3f150000:00000000 3f140000:00000000 +[FPCONF] D div_sqrt 00544 3f130000:00000000 3f130000:00000000 3f120000:00000000 3f110000:00000000 3f100000:00000000 3f100000:00000000 3f0f0000:00000000 3f0e0000:00000000 +[FPCONF] D div_sqrt 00552 3f0e0000:00000000 3f0d0000:00000000 3f0c0000:00000000 3f0c0000:00000000 3f0b0000:00000000 3f0a0000:00000000 3f0a0000:00000000 3f090000:00000000 +[FPCONF] D div_sqrt 00560 3f090000:00000000 3f080000:00000000 3f070000:00000000 3f070000:00000000 3f060000:00000000 3f060000:00000000 3f050000:00000000 3f040000:00000000 +[FPCONF] D div_sqrt 00568 3f040000:00000000 3f030000:00000000 3f030000:00000000 3f020000:00000000 3f020000:00000000 3f010000:00000000 3f010000:00000000 3f000000:00000000 +[FPCONF] D div_sqrt 00576 3f7f0000:00000000 3f7d0000:00000000 3f7b0000:00000000 3f790000:00000000 3f770000:00000000 3f760000:00000000 3f740000:00000000 3f720000:00000000 +[FPCONF] D div_sqrt 00584 3f710000:00000000 3f6f0000:00000000 3f6d0000:00000000 3f6c0000:00000000 3f6a0000:00000000 3f690000:00000000 3f670000:00000000 3f660000:00000000 +[FPCONF] D div_sqrt 00592 3f640000:00000000 3f630000:00000000 3f610000:00000000 3f600000:00000000 3f5f0000:00000000 3f5d0000:00000000 3f5c0000:00000000 3f5b0000:00000000 +[FPCONF] D div_sqrt 00600 3f5a0000:00000000 3f580000:00000000 3f570000:00000000 3f560000:00000000 3f550000:00000000 3f540000:00000000 3f530000:00000000 3f520000:00000000 +[FPCONF] D div_sqrt 00608 3f500000:00000000 3f4f0000:00000000 3f4e0000:00000000 3f4d0000:00000000 3f4c0000:00000000 3f4b0000:00000000 3f4a0000:00000000 3f490000:00000000 +[FPCONF] D div_sqrt 00616 3f480000:00000000 3f470000:00000000 3f460000:00000000 3f460000:00000000 3f450000:00000000 3f440000:00000000 3f430000:00000000 3f420000:00000000 +[FPCONF] D div_sqrt 00624 3f410000:00000000 3f400000:00000000 3f3f0000:00000000 3f3f0000:00000000 3f3e0000:00000000 3f3d0000:00000000 3f3c0000:00000000 3f3b0000:00000000 +[FPCONF] D div_sqrt 00632 3f3b0000:00000000 3f3a0000:00000000 3f390000:00000000 3f380000:00000000 3f380000:00000000 3f370000:00000000 3f360000:00000000 3f350000:00000000 +[FPCONF] D div_sqrt 00640 3f340000:00000000 3f330000:00000000 3f320000:00000000 3f300000:00000000 3f2f0000:00000000 3f2e0000:00000000 3f2c0000:00000000 3f2b0000:00000000 +[FPCONF] D div_sqrt 00648 3f2a0000:00000000 3f290000:00000000 3f280000:00000000 3f270000:00000000 3f260000:00000000 3f250000:00000000 3f230000:00000000 3f220000:00000000 +[FPCONF] D div_sqrt 00656 3f210000:00000000 3f200000:00000000 3f1f0000:00000000 3f1e0000:00000000 3f1e0000:00000000 3f1d0000:00000000 3f1c0000:00000000 3f1b0000:00000000 +[FPCONF] D div_sqrt 00664 3f1a0000:00000000 3f190000:00000000 3f180000:00000000 3f170000:00000000 3f170000:00000000 3f160000:00000000 3f150000:00000000 3f140000:00000000 +[FPCONF] D div_sqrt 00672 3f130000:00000000 3f130000:00000000 3f120000:00000000 3f110000:00000000 3f100000:00000000 3f100000:00000000 3f0f0000:00000000 3f0e0000:00000000 +[FPCONF] D div_sqrt 00680 3f0e0000:00000000 3f0d0000:00000000 3f0c0000:00000000 3f0c0000:00000000 3f0b0000:00000000 3f0a0000:00000000 3f0a0000:00000000 3f090000:00000000 +[FPCONF] D div_sqrt 00688 3f090000:00000000 3f080000:00000000 3f070000:00000000 3f070000:00000000 3f060000:00000000 3f060000:00000000 3f050000:00000000 3f040000:00000000 +[FPCONF] D div_sqrt 00696 3f040000:00000000 3f030000:00000000 3f030000:00000000 3f020000:00000000 3f020000:00000000 3f010000:00000000 3f010000:00000000 3f000000:00000000 +[FPCONF] D div_sqrt 00704 3f7f0000:00000000 3f7d0000:00000000 3f7b0000:00000000 3f790000:00000000 3f770000:00000000 3f760000:00000000 3f740000:00000000 3f720000:00000000 +[FPCONF] D div_sqrt 00712 3f710000:00000000 3f6f0000:00000000 3f6d0000:00000000 3f6c0000:00000000 3f6a0000:00000000 3f690000:00000000 3f670000:00000000 3f660000:00000000 +[FPCONF] D div_sqrt 00720 3f640000:00000000 3f630000:00000000 3f610000:00000000 3f600000:00000000 3f5f0000:00000000 3f5d0000:00000000 3f5c0000:00000000 3f5b0000:00000000 +[FPCONF] D div_sqrt 00728 3f5a0000:00000000 3f580000:00000000 3f570000:00000000 3f560000:00000000 3f550000:00000000 3f540000:00000000 3f530000:00000000 3f520000:00000000 +[FPCONF] D div_sqrt 00736 3f500000:00000000 3f4f0000:00000000 3f4e0000:00000000 3f4d0000:00000000 3f4c0000:00000000 3f4b0000:00000000 3f4a0000:00000000 3f490000:00000000 +[FPCONF] D div_sqrt 00744 3f480000:00000000 3f470000:00000000 3f460000:00000000 3f460000:00000000 3f450000:00000000 3f440000:00000000 3f430000:00000000 3f420000:00000000 +[FPCONF] D div_sqrt 00752 3f410000:00000000 3f400000:00000000 3f3f0000:00000000 3f3f0000:00000000 3f3e0000:00000000 3f3d0000:00000000 3f3c0000:00000000 3f3b0000:00000000 +[FPCONF] D div_sqrt 00760 3f3b0000:00000000 3f3a0000:00000000 3f390000:00000000 3f380000:00000000 3f380000:00000000 3f370000:00000000 3f360000:00000000 3f350000:00000000 +[FPCONF] D div_sqrt 00768 3eff0000:00000000 3efb0000:00000000 3ef70000:00000000 3ef40000:00000000 3ef00000:00000000 3eed0000:00000000 3ee90000:00000000 3ee60000:00000000 +[FPCONF] D div_sqrt 00776 3ee30000:00000000 3ee00000:00000000 3edd0000:00000000 3eda0000:00000000 3ed70000:00000000 3ed40000:00000000 3ed10000:00000000 3ecf0000:00000000 +[FPCONF] D div_sqrt 00784 3ecc0000:00000000 3eca0000:00000000 3ec70000:00000000 3ec50000:00000000 3ec20000:00000000 3ec00000:00000000 3ebe0000:00000000 3ebc0000:00000000 +[FPCONF] D div_sqrt 00792 3eba0000:00000000 3eb80000:00000000 3eb60000:00000000 3eb40000:00000000 3eb20000:00000000 3eb00000:00000000 3eae0000:00000000 3eac0000:00000000 +[FPCONF] D div_sqrt 00800 3eaa0000:00000000 3ea80000:00000000 3ea70000:00000000 3ea50000:00000000 3ea30000:00000000 3ea20000:00000000 3ea00000:00000000 3e9f0000:00000000 +[FPCONF] D div_sqrt 00808 3e9d0000:00000000 3e9c0000:00000000 3e9a0000:00000000 3e990000:00000000 3e970000:00000000 3e960000:00000000 3e950000:00000000 3e930000:00000000 +[FPCONF] D div_sqrt 00816 3e920000:00000000 3e910000:00000000 3e8f0000:00000000 3e8e0000:00000000 3e8d0000:00000000 3e8c0000:00000000 3e8b0000:00000000 3e890000:00000000 +[FPCONF] D div_sqrt 00824 3e880000:00000000 3e870000:00000000 3e860000:00000000 3e850000:00000000 3e840000:00000000 3e830000:00000000 3e820000:00000000 3e810000:00000000 +[FPCONF] D div_sqrt 00832 3f7f0000:00000000 3f7b0000:00000000 3f770000:00000000 3f740000:00000000 3f700000:00000000 3f6d0000:00000000 3f690000:00000000 3f660000:00000000 +[FPCONF] D div_sqrt 00840 3f630000:00000000 3f600000:00000000 3f5d0000:00000000 3f5a0000:00000000 3f570000:00000000 3f540000:00000000 3f510000:00000000 3f4f0000:00000000 +[FPCONF] D div_sqrt 00848 3f4c0000:00000000 3f4a0000:00000000 3f470000:00000000 3f450000:00000000 3f420000:00000000 3f400000:00000000 3f3e0000:00000000 3f3c0000:00000000 +[FPCONF] D div_sqrt 00856 3f3a0000:00000000 3f380000:00000000 3f360000:00000000 3f340000:00000000 3f320000:00000000 3f300000:00000000 3f2e0000:00000000 3f2c0000:00000000 +[FPCONF] D div_sqrt 00864 3f2a0000:00000000 3f280000:00000000 3f270000:00000000 3f250000:00000000 3f230000:00000000 3f220000:00000000 3f200000:00000000 3f1f0000:00000000 +[FPCONF] D div_sqrt 00872 3f1d0000:00000000 3f1c0000:00000000 3f1a0000:00000000 3f190000:00000000 3f170000:00000000 3f160000:00000000 3f150000:00000000 3f130000:00000000 +[FPCONF] D div_sqrt 00880 3f120000:00000000 3f110000:00000000 3f0f0000:00000000 3f0e0000:00000000 3f0d0000:00000000 3f0c0000:00000000 3f0b0000:00000000 3f090000:00000000 +[FPCONF] D div_sqrt 00888 3f080000:00000000 3f070000:00000000 3f060000:00000000 3f050000:00000000 3f040000:00000000 3f030000:00000000 3f020000:00000000 3f010000:00000000 +[FPCONF] D div_sqrt 00896 3eff0000:00000000 3efb0000:00000000 3ef70000:00000000 3ef40000:00000000 3ef00000:00000000 3eed0000:00000000 3ee90000:00000000 3ee60000:00000000 +[FPCONF] D div_sqrt 00904 3ee30000:00000000 3ee00000:00000000 3edd0000:00000000 3eda0000:00000000 3ed70000:00000000 3ed40000:00000000 3ed10000:00000000 3ecf0000:00000000 +[FPCONF] D div_sqrt 00912 3ecc0000:00000000 3eca0000:00000000 3ec70000:00000000 3ec50000:00000000 3ec20000:00000000 3ec00000:00000000 3ebe0000:00000000 3ebc0000:00000000 +[FPCONF] D div_sqrt 00920 3eba0000:00000000 3eb80000:00000000 3eb60000:00000000 3eb40000:00000000 3eb20000:00000000 3eb00000:00000000 3eae0000:00000000 3eac0000:00000000 +[FPCONF] D div_sqrt 00928 3eaa0000:00000000 3ea80000:00000000 3ea70000:00000000 3ea50000:00000000 3ea30000:00000000 3ea20000:00000000 3ea00000:00000000 3e9f0000:00000000 +[FPCONF] D div_sqrt 00936 3e9d0000:00000000 3e9c0000:00000000 3e9a0000:00000000 3e990000:00000000 3e970000:00000000 3e960000:00000000 3e950000:00000000 3e930000:00000000 +[FPCONF] D div_sqrt 00944 3e920000:00000000 3e910000:00000000 3e8f0000:00000000 3e8e0000:00000000 3e8d0000:00000000 3e8c0000:00000000 3e8b0000:00000000 3e890000:00000000 +[FPCONF] D div_sqrt 00952 3e880000:00000000 3e870000:00000000 3e860000:00000000 3e850000:00000000 3e840000:00000000 3e830000:00000000 3e820000:00000000 3e810000:00000000 +[FPCONF] D div_sqrt 00960 3f7f0000:00000000 3f7b0000:00000000 3f770000:00000000 3f740000:00000000 3f700000:00000000 3f6d0000:00000000 3f690000:00000000 3f660000:00000000 +[FPCONF] D div_sqrt 00968 3f630000:00000000 3f600000:00000000 3f5d0000:00000000 3f5a0000:00000000 3f570000:00000000 3f540000:00000000 3f510000:00000000 3f4f0000:00000000 +[FPCONF] D div_sqrt 00976 3f4c0000:00000000 3f4a0000:00000000 3f470000:00000000 3f450000:00000000 3f420000:00000000 3f400000:00000000 3f3e0000:00000000 3f3c0000:00000000 +[FPCONF] D div_sqrt 00984 3f3a0000:00000000 3f380000:00000000 3f360000:00000000 3f340000:00000000 3f320000:00000000 3f300000:00000000 3f2e0000:00000000 3f2c0000:00000000 +[FPCONF] D div_sqrt 00992 3f2a0000:00000000 3f280000:00000000 3f270000:00000000 3f250000:00000000 3f230000:00000000 3f220000:00000000 3f200000:00000000 3f1f0000:00000000 +[FPCONF] D div_sqrt 01000 3f1d0000:00000000 3f1c0000:00000000 3f1a0000:00000000 3f190000:00000000 3f170000:00000000 3f160000:00000000 3f150000:00000000 3f130000:00000000 +[FPCONF] D div_sqrt 01008 3f120000:00000000 3f110000:00000000 3f0f0000:00000000 3f0e0000:00000000 3f0d0000:00000000 3f0c0000:00000000 3f0b0000:00000000 3f090000:00000000 +[FPCONF] D div_sqrt 01016 3f080000:00000000 3f070000:00000000 3f060000:00000000 3f050000:00000000 3f040000:00000000 3f030000:00000000 3f020000:00000000 3f010000:00000000 +[FPCONF] D div_sqrt 01024 3f800000:00000000 3f000000:00000000 40000000:00000000 3e800000:00000000 3f7ffffe:00000080 3f800001:00000080 00200000:00000180 7e800000:00000000 +[FPCONF] D div_sqrt 01032 7f800000:00000280 7f800000:00000400 ff800000:00000400 00000000:00000000 80000000:00000000 ffc00000:00000000 bea2f983:00000080 3ea2f983:00000080 +[FPCONF] D div_sqrt 01040 40000000:00000000 3f800000:00000000 40800000:00000000 3f000000:00000000 3ffffffe:00000080 40000001:00000080 00400000:00000180 7f000000:00000000 +[FPCONF] D div_sqrt 01048 7f800000:00000280 7f800000:00000400 ff800000:00000400 00000000:00000000 80000000:00000000 ffc00000:00000000 bf22f983:00000080 3f22f983:00000080 +[FPCONF] D div_sqrt 01056 3f000000:00000000 3e800000:00000000 3f800000:00000000 3e000000:00000000 3efffffe:00000080 3f000001:00000080 00100000:00000180 7e000000:00000000 +[FPCONF] D div_sqrt 01064 7f800000:00000280 7f800000:00000400 ff800000:00000400 00000000:00000000 80000000:00000000 ffc00000:00000000 be22f983:00000080 3e22f983:00000080 +[FPCONF] D div_sqrt 01072 40800000:00000000 40000000:00000000 41000000:00000000 3f800000:00000000 407ffffe:00000080 40800001:00000080 00800001:00000080 7f800000:00000280 +[FPCONF] D div_sqrt 01080 7f800000:00000280 7f800000:00000400 ff800000:00000400 00000000:00000000 80000000:00000000 ffc00000:00000000 bfa2f983:00000080 3fa2f983:00000080 +[FPCONF] D div_sqrt 01088 3f800001:00000000 3f000001:00000000 40000001:00000000 3e800001:00000000 3f800000:00000000 3f800002:00000080 00200000:00000180 7e800001:00000000 +[FPCONF] D div_sqrt 01096 7f800000:00000280 7f800000:00000400 ff800000:00000400 00000000:00000000 80000000:00000000 ffc00000:00000000 bea2f984:00000080 3ea2f984:00000080 +[FPCONF] D div_sqrt 01104 3f7fffff:00000000 3effffff:00000000 3fffffff:00000000 3e7fffff:00000000 3f7ffffd:00000080 3f800000:00000000 00200000:00000000 7e7fffff:00000000 +[FPCONF] D div_sqrt 01112 7f800000:00000280 7f800000:00000400 ff800000:00000400 00000000:00000000 80000000:00000000 ffc00000:00000000 bea2f982:00000080 3ea2f982:00000080 +[FPCONF] D div_sqrt 01120 7f7fffff:00000000 7effffff:00000000 7f800000:00000280 7e7fffff:00000000 7f7ffffd:00000080 7f800000:00000280 3f800000:00000000 7f800000:00000280 +[FPCONF] D div_sqrt 01128 7f800000:00000280 7f800000:00000400 ff800000:00000400 00000000:00000000 80000000:00000000 ffc00000:00000000 fea2f982:00000080 7ea2f982:00000080 +[FPCONF] D div_sqrt 01136 00800000:00000000 00400000:00000000 01000000:00000000 00200000:00000000 007fffff:00000180 00800001:00000080 00000000:00000180 3f800000:00000000 +[FPCONF] D div_sqrt 01144 4b000000:00000000 7f800000:00000400 ff800000:00000400 00000000:00000000 80000000:00000000 ffc00000:00000000 8028be61:00000180 0028be61:00000180 +[FPCONF] D div_sqrt 01152 00000001:00000000 00000000:00000180 00000002:00000000 00000000:00000180 00000001:00000180 00000001:00000180 00000000:00000180 34000000:00000000 +[FPCONF] D div_sqrt 01160 3f800000:00000000 7f800000:00000400 ff800000:00000400 00000000:00000000 80000000:00000000 ffc00000:00000000 80000000:00000180 00000000:00000180 +[FPCONF] D div_sqrt 01168 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D div_sqrt 01176 00000000:00000000 7fc00000:00000800 7fc00000:00000800 00000000:00000000 80000000:00000000 ffc00000:00000000 80000000:00000000 00000000:00000000 +[FPCONF] D div_sqrt 01184 80000000:00000000 80000000:00000000 80000000:00000000 80000000:00000000 80000000:00000000 80000000:00000000 80000000:00000000 80000000:00000000 +[FPCONF] D div_sqrt 01192 80000000:00000000 7fc00000:00000800 7fc00000:00000800 80000000:00000000 00000000:00000000 ffc00000:00000000 00000000:00000000 80000000:00000000 +[FPCONF] D div_sqrt 01200 7f800000:00000000 7f800000:00000000 7f800000:00000000 7f800000:00000000 7f800000:00000000 7f800000:00000000 7f800000:00000000 7f800000:00000000 +[FPCONF] D div_sqrt 01208 7f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000800 7fc00000:00000800 ffc00000:00000000 ff800000:00000000 7f800000:00000000 +[FPCONF] D div_sqrt 01216 ff800000:00000000 ff800000:00000000 ff800000:00000000 ff800000:00000000 ff800000:00000000 ff800000:00000000 ff800000:00000000 ff800000:00000000 +[FPCONF] D div_sqrt 01224 ff800000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000800 7fc00000:00000800 ffc00000:00000000 7f800000:00000000 ff800000:00000000 +[FPCONF] D div_sqrt 01232 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D div_sqrt 01240 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D div_sqrt 01248 c0490fdb:00000000 bfc90fdb:00000000 c0c90fdb:00000000 bf490fdb:00000000 c0490fd9:00000080 c0490fdc:00000080 806487ee:00000180 ff490fdb:00000000 +[FPCONF] D div_sqrt 01256 ff800000:00000280 ff800000:00000400 7f800000:00000400 80000000:00000000 00000000:00000000 ffc00000:00000000 3f800000:00000000 bf800000:00000000 +[FPCONF] D div_sqrt 01264 40490fdb:00000000 3fc90fdb:00000000 40c90fdb:00000000 3f490fdb:00000000 40490fd9:00000080 40490fdc:00000080 006487ee:00000180 7f490fdb:00000000 +[FPCONF] D div_sqrt 01272 7f800000:00000280 7f800000:00000400 ff800000:00000400 00000000:00000000 80000000:00000000 ffc00000:00000000 bf800000:00000000 3f800000:00000000 +[FPCONF] D div_sqrt 01280 3f800000:00000000 3fb504f3:00000080 3f3504f3:00000080 40000000:00000000 3f800000:00000080 3f7fffff:00000080 5f7fffff:00000080 20000000:00000000 +[FPCONF] D div_sqrt 01288 1a3504f3:00000080 00000000:00000000 80000000:00000000 7f800000:00000000 7fc00000:00000800 ffc00000:00000000 7fc00000:00000800 3fe2dfc5:00000080 +[FPCONF] DIGEST div_sqrt 0x233ee7ce rows=1296 +[FPCONF] END family=div_sqrt count=1296 +[FPCONF] FAMILY convert label=F6 count=528 of=528 +[FPCONF] D convert 00000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D convert 00008 3f800000:00000000 3f000000:00000000 3d800000:00000000 38000000:00000000 3f800000:00000000 3f000000:00000000 3d800000:00000000 38000000:00000000 +[FPCONF] D convert 00016 bf800000:00000000 bf000000:00000000 bd800000:00000000 b8000000:00000000 4f800000:00000080 4f000000:00000080 4d800000:00000080 48000000:00000080 +[FPCONF] D convert 00024 40000000:00000000 3f800000:00000000 3e000000:00000000 38800000:00000000 40000000:00000000 3f800000:00000000 3e000000:00000000 38800000:00000000 +[FPCONF] D convert 00032 c0000000:00000000 bf800000:00000000 be000000:00000000 b8800000:00000000 4f800000:00000080 4f000000:00000080 4d800000:00000080 48000000:00000080 +[FPCONF] D convert 00040 4f000000:00000080 4e800000:00000080 4d000000:00000080 47800000:00000080 4f000000:00000080 4e800000:00000080 4d000000:00000080 47800000:00000080 +[FPCONF] D convert 00048 cf000000:00000000 ce800000:00000000 cd000000:00000000 c7800000:00000000 4f000000:00000000 4e800000:00000000 4d000000:00000000 47800000:00000000 +[FPCONF] D convert 00056 4b7fffff:00000000 4affffff:00000000 497fffff:00000000 43ffffff:00000000 4b7fffff:00000000 4affffff:00000000 497fffff:00000000 43ffffff:00000000 +[FPCONF] D convert 00064 4b800000:00000000 4b000000:00000000 49800000:00000000 44000000:00000000 4b800000:00000000 4b000000:00000000 49800000:00000000 44000000:00000000 +[FPCONF] D convert 00072 4b800000:00000080 4b000000:00000080 49800000:00000080 44000000:00000080 4b800000:00000080 4b000000:00000080 49800000:00000080 44000000:00000080 +[FPCONF] D convert 00080 4b800002:00000080 4b000002:00000080 49800002:00000080 44000002:00000080 4b800002:00000080 4b000002:00000080 49800002:00000080 44000002:00000080 +[FPCONF] D convert 00088 4ceb79a3:00000080 4c6b79a3:00000080 4aeb79a3:00000080 456b79a3:00000080 4ceb79a3:00000080 4c6b79a3:00000080 4aeb79a3:00000080 456b79a3:00000080 +[FPCONF] D convert 00096 cceb79a3:00000080 cc6b79a3:00000080 caeb79a3:00000080 c56b79a3:00000080 4f78a433:00000080 4ef8a433:00000080 4d78a433:00000080 47f8a433:00000080 +[FPCONF] D convert 00104 4e800000:00000000 4e000000:00000000 4c800000:00000000 47000000:00000000 4e800000:00000000 4e000000:00000000 4c800000:00000000 47000000:00000000 +[FPCONF] D convert 00112 ce800000:00000000 ce000000:00000000 cc800000:00000000 c7000000:00000000 4f400000:00000000 4ec00000:00000000 4d400000:00000000 47c00000:00000000 +[FPCONF] D convert 00120 437f0000:00000000 42ff0000:00000000 417f0000:00000000 3bff0000:00000000 437f0000:00000000 42ff0000:00000000 417f0000:00000000 3bff0000:00000000 +[FPCONF] D convert 00128 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D convert 00136 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D convert 00144 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D convert 00152 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D convert 00160 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D convert 00168 00000000:00000080 00000001:00000000 00000008:00000000 00004000:00000000 00000000:00000080 00000001:00000000 00000008:00000000 00004000:00000000 +[FPCONF] D convert 00176 00000000:00000080 00000001:00000000 00000008:00000000 00004000:00000000 00000000:00000080 00000001:00000000 00000008:00000000 00004000:00000000 +[FPCONF] D convert 00184 00000001:00000080 00000001:00000000 00000008:00000000 00004000:00000000 00000000:00000080 ffffffff:00000000 fffffff8:00000000 ffffc000:00000000 +[FPCONF] D convert 00192 00000000:00000080 ffffffff:00000800 fffffff8:00000800 ffffc000:00000800 00000000:00000080 ffffffff:00000000 fffffff8:00000000 ffffc000:00000000 +[FPCONF] D convert 00200 ffffffff:00000080 ffffffff:00000000 fffffff8:00000000 ffffc000:00000000 00000000:00000080 ffffffff:00000000 fffffff8:00000000 ffffc000:00000000 +[FPCONF] D convert 00208 00000001:00000080 00000003:00000000 00000018:00000000 0000c000:00000000 00000001:00000080 00000003:00000000 00000018:00000000 0000c000:00000000 +[FPCONF] D convert 00216 00000002:00000080 00000003:00000000 00000018:00000000 0000c000:00000000 00000001:00000080 00000003:00000000 00000018:00000000 0000c000:00000000 +[FPCONF] D convert 00224 00000002:00000080 00000003:00000000 00000018:00000000 0000c000:00000000 ffffffff:00000080 fffffffd:00000000 ffffffe8:00000000 ffff4000:00000000 +[FPCONF] D convert 00232 ffffffff:00000800 fffffffd:00000800 ffffffe8:00000800 ffff4000:00000800 fffffffe:00000080 fffffffd:00000000 ffffffe8:00000000 ffff4000:00000000 +[FPCONF] D convert 00240 fffffffe:00000080 fffffffd:00000000 ffffffe8:00000000 ffff4000:00000000 ffffffff:00000080 fffffffd:00000000 ffffffe8:00000000 ffff4000:00000000 +[FPCONF] D convert 00248 00000002:00000080 00000005:00000000 00000028:00000000 00014000:00000000 00000002:00000080 00000005:00000000 00000028:00000000 00014000:00000000 +[FPCONF] D convert 00256 00000002:00000080 00000005:00000000 00000028:00000000 00014000:00000000 00000002:00000080 00000005:00000000 00000028:00000000 00014000:00000000 +[FPCONF] D convert 00264 00000003:00000080 00000005:00000000 00000028:00000000 00014000:00000000 fffffffe:00000080 fffffffb:00000000 ffffffd8:00000000 fffec000:00000000 +[FPCONF] D convert 00272 fffffffe:00000800 fffffffb:00000800 ffffffd8:00000800 fffec000:00000800 fffffffe:00000080 fffffffb:00000000 ffffffd8:00000000 fffec000:00000000 +[FPCONF] D convert 00280 fffffffd:00000080 fffffffb:00000000 ffffffd8:00000000 fffec000:00000000 fffffffe:00000080 fffffffb:00000000 ffffffd8:00000000 fffec000:00000000 +[FPCONF] D convert 00288 00000001:00000080 00000003:00000080 0000001e:00000080 0000f333:00000080 00000001:00000080 00000003:00000080 0000001e:00000080 0000f333:00000080 +[FPCONF] D convert 00296 00000002:00000080 00000004:00000080 0000001e:00000080 0000f333:00000080 00000001:00000080 00000003:00000080 0000001e:00000080 0000f333:00000080 +[FPCONF] D convert 00304 00000002:00000080 00000004:00000080 0000001f:00000080 0000f334:00000080 ffffffff:00000080 fffffffd:00000080 ffffffe2:00000080 ffff0ccd:00000080 +[FPCONF] D convert 00312 ffffffff:00000800 fffffffd:00000800 ffffffe2:00000800 ffff0ccd:00000800 fffffffe:00000080 fffffffc:00000080 ffffffe2:00000080 ffff0ccd:00000080 +[FPCONF] D convert 00320 fffffffe:00000080 fffffffc:00000080 ffffffe1:00000080 ffff0ccc:00000080 ffffffff:00000080 fffffffd:00000080 ffffffe2:00000080 ffff0ccd:00000080 +[FPCONF] D convert 00328 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 80000000:00000000 ffffffff:00000800 ffffffff:00000800 ffffffff:00000800 +[FPCONF] D convert 00336 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 +[FPCONF] D convert 00344 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 80000000:00000000 80000000:00000800 80000000:00000800 80000000:00000800 +[FPCONF] D convert 00352 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000000 80000000:00000800 80000000:00000800 80000000:00000800 +[FPCONF] D convert 00360 80000000:00000000 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000000 80000000:00000800 80000000:00000800 80000000:00000800 +[FPCONF] D convert 00368 7fffff80:00000000 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffff80:00000000 ffffff00:00000000 ffffffff:00000800 ffffffff:00000800 +[FPCONF] D convert 00376 7fffff80:00000000 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffff80:00000000 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 +[FPCONF] D convert 00384 7fffff80:00000000 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 +[FPCONF] D convert 00392 ffffffff:00000800 ffffffff:00000800 ffffffff:00000800 ffffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 +[FPCONF] D convert 00400 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 +[FPCONF] D convert 00408 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 +[FPCONF] D convert 00416 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 +[FPCONF] D convert 00424 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 +[FPCONF] D convert 00432 ffffffff:00000800 ffffffff:00000800 ffffffff:00000800 ffffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 +[FPCONF] D convert 00440 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 +[FPCONF] D convert 00448 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 +[FPCONF] D convert 00456 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 +[FPCONF] D convert 00464 80000000:00000800 80000000:00000800 80000000:00000800 80000000:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 +[FPCONF] D convert 00472 ffffffff:00000800 ffffffff:00000800 ffffffff:00000800 ffffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 +[FPCONF] D convert 00480 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 +[FPCONF] D convert 00488 00000000:00000080 00000000:00000080 00000000:00000080 00000000:00000080 00000000:00000080 00000000:00000080 00000000:00000080 00000000:00000080 +[FPCONF] D convert 00496 00000000:00000080 00000000:00000080 00000000:00000080 00000000:00000080 00000000:00000080 00000000:00000080 00000000:00000080 00000000:00000080 +[FPCONF] D convert 00504 00000001:00000080 00000001:00000080 00000001:00000080 00000001:00000080 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 +[FPCONF] D convert 00512 ffffffff:00000800 ffffffff:00000800 ffffffff:00000800 ffffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 +[FPCONF] D convert 00520 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 7fffffff:00000800 +[FPCONF] DIGEST convert 0xc04200da rows=528 +[FPCONF] END family=convert count=528 +[FPCONF] END-ALL families=6 vectors=5630 +[FPCONF] done diff --git a/lp-xt/lp-xt-emu/tests/fixtures/fp/captures/helpers.txt b/lp-xt/lp-xt-emu/tests/fixtures/fp/captures/helpers.txt new file mode 100644 index 000000000..a9fba0382 --- /dev/null +++ b/lp-xt/lp-xt-emu/tests/fixtures/fp/captures/helpers.txt @@ -0,0 +1,722 @@ +[FPCONF] BEGIN +[FPCONF] build commit=4e7a3da28728 dirty=false profile=release-esp32s3 +[FPCONF] chip=esp32s3 arch=xtensa +[FPCONF] cpenable before=0x000000ff after=0x00000001 +[FPCONF] fcr-reset=0x00000000 fsr-reset=0x00000000 +[FPCONF] fingerprint=0xa0a36dc3 total=5630 +[FPCONF] mode=helpers family=all limit=0 +[FPCONF] plan F1 rounding count=2592 +[FPCONF] plan F2 nan_payload count=658 +[FPCONF] plan F3 denormal count=350 +[FPCONF] plan F4 signed_zero count=206 +[FPCONF] plan F5 div_sqrt count=1296 +[FPCONF] plan F6 convert count=528 +[FPCONF] helpers-fingerprint=0x9715768f total=5328 +[FPCONF] CONST 00 00000000 +[FPCONF] CONST 01 3f800000 +[FPCONF] CONST 02 40000000 +[FPCONF] CONST 03 3f000000 +[FPCONF] CONST 04 00000000 +[FPCONF] CONST 05 3f800000 +[FPCONF] CONST 06 40000000 +[FPCONF] CONST 07 3f000000 +[FPCONF] CONST 08 00000000 +[FPCONF] CONST 09 3f800000 +[FPCONF] CONST 10 40000000 +[FPCONF] CONST 11 3f000000 +[FPCONF] CONST 12 00000000 +[FPCONF] CONST 13 3f800000 +[FPCONF] CONST 14 40000000 +[FPCONF] CONST 15 3f000000 +[FPCONF] FAMILY h_nexp01 label=H count=144 of=144 +[FPCONF] D h_nexp01 00000 bf800000:00000000 3f800000:00000000 bf800000:00000000 3f800000:00000000 c0000000:00000000 c0000000:00000000 c0490fdb:00000000 40490fdb:00000000 +[FPCONF] D h_nexp01 00008 bfaaaaab:00000000 bf800001:00000000 bfffffff:00000000 bf800000:00000000 bf800001:00000000 c07fffff:00000000 c0000000:00000000 c0000000:00000000 +[FPCONF] D h_nexp01 00016 bf800000:00000000 c0000000:00000000 c07ffffe:00000000 bf800000:00000000 3f800000:00000000 ffc00000:00000000 ffd5aa55:00000000 ff800001:00000000 +[FPCONF] D h_nexp01 00024 bf800000:00000000 3f800000:00000000 bf800000:00000000 3f800000:00000000 c0000000:00000000 c0000000:00000000 c0490fdb:00000000 40490fdb:00000000 +[FPCONF] D h_nexp01 00032 bfaaaaab:00000000 bf800001:00000000 bfffffff:00000000 bf800000:00000000 bf800001:00000000 c07fffff:00000000 c0000000:00000000 c0000000:00000000 +[FPCONF] D h_nexp01 00040 bf800000:00000000 c0000000:00000000 c07ffffe:00000000 bf800000:00000000 3f800000:00000000 ffc00000:00000000 ffd5aa55:00000000 ff800001:00000000 +[FPCONF] D h_nexp01 00048 bf800000:00000000 3f800000:00000000 bf800000:00000000 3f800000:00000000 c0000000:00000000 c0000000:00000000 c0490fdb:00000000 40490fdb:00000000 +[FPCONF] D h_nexp01 00056 bfaaaaab:00000000 bf800001:00000000 bfffffff:00000000 bf800000:00000000 bf800001:00000000 c07fffff:00000000 c0000000:00000000 c0000000:00000000 +[FPCONF] D h_nexp01 00064 bf800000:00000000 c0000000:00000000 c07ffffe:00000000 bf800000:00000000 3f800000:00000000 ffc00000:00000000 ffd5aa55:00000000 ff800001:00000000 +[FPCONF] D h_nexp01 00072 bf800000:00000000 3f800000:00000000 bf800000:00000000 3f800000:00000000 c0000000:00000000 c0000000:00000000 c0490fdb:00000000 40490fdb:00000000 +[FPCONF] D h_nexp01 00080 bfaaaaab:00000000 bf800001:00000000 bfffffff:00000000 bf800000:00000000 bf800001:00000000 c07fffff:00000000 c0000000:00000000 c0000000:00000000 +[FPCONF] D h_nexp01 00088 bf800000:00000000 c0000000:00000000 c07ffffe:00000000 bf800000:00000000 3f800000:00000000 ffc00000:00000000 ffd5aa55:00000000 ff800001:00000000 +[FPCONF] D h_nexp01 00096 bf800000:00000000 3f800000:00000000 bf800000:00000000 3f800000:00000000 c0000000:00000000 c0000000:00000000 c0490fdb:00000000 40490fdb:00000000 +[FPCONF] D h_nexp01 00104 bfaaaaab:00000000 bf800001:00000000 bfffffff:00000000 bf800000:00000000 bf800001:00000000 c07fffff:00000000 c0000000:00000000 c0000000:00000000 +[FPCONF] D h_nexp01 00112 bf800000:00000000 c0000000:00000000 c07ffffe:00000000 bf800000:00000000 3f800000:00000000 ffc00000:00000000 ffd5aa55:00000000 ff800001:00000000 +[FPCONF] D h_nexp01 00120 bf800000:00000000 3f800000:00000000 bf800000:00000000 3f800000:00000000 c0000000:00000000 c0000000:00000000 c0490fdb:00000000 40490fdb:00000000 +[FPCONF] D h_nexp01 00128 bfaaaaab:00000000 bf800001:00000000 bfffffff:00000000 bf800000:00000000 bf800001:00000000 c07fffff:00000000 c0000000:00000000 c0000000:00000000 +[FPCONF] D h_nexp01 00136 bf800000:00000000 c0000000:00000000 c07ffffe:00000000 bf800000:00000000 3f800000:00000000 ffc00000:00000000 ffd5aa55:00000000 ff800001:00000000 +[FPCONF] DIGEST h_nexp01 0x5b36a56a rows=144 +[FPCONF] END family=h_nexp01 count=144 +[FPCONF] FAMILY h_mksadj label=H count=144 of=144 +[FPCONF] D h_mksadj 00000 3fb7c000:00000000 43b7c000:00000000 3f9fc000:00000000 4fb7c000:00000800 3f9fc000:00000000 3b9dc000:00000000 3f9fc000:00000000 4fb7c000:00000800 +[FPCONF] D h_mksadj 00008 3b9dc000:00000000 3f9fc000:00000000 3f9fc000:00000000 439bc000:00000000 439bc000:00000000 3ba1c000:00000000 3ba1c000:00000000 3b9fc000:00000000 +[FPCONF] D h_mksadj 00016 3f9dc000:00000000 1399c000:00000000 3f9bc000:00000000 47b7c000:00000000 4fb7c000:00000800 4fb7c000:00000000 4fb7c000:00000000 4fb7c000:00000800 +[FPCONF] D h_mksadj 00024 3fb7c000:00000000 43b7c000:00000000 3f9fc000:00000000 4fb7c000:00000800 3f9fc000:00000000 3b9dc000:00000000 3f9fc000:00000000 4fb7c000:00000800 +[FPCONF] D h_mksadj 00032 3b9dc000:00000000 3f9fc000:00000000 3f9fc000:00000000 439bc000:00000000 439bc000:00000000 3ba1c000:00000000 3ba1c000:00000000 3b9fc000:00000000 +[FPCONF] D h_mksadj 00040 3f9dc000:00000000 1399c000:00000000 3f9bc000:00000000 47b7c000:00000000 4fb7c000:00000800 4fb7c000:00000000 4fb7c000:00000000 4fb7c000:00000800 +[FPCONF] D h_mksadj 00048 3fb7c000:00000000 43b7c000:00000000 3f9fc000:00000000 4fb7c000:00000800 3f9fc000:00000000 3b9dc000:00000000 3f9fc000:00000000 4fb7c000:00000800 +[FPCONF] D h_mksadj 00056 3b9dc000:00000000 3f9fc000:00000000 3f9fc000:00000000 439bc000:00000000 439bc000:00000000 3ba1c000:00000000 3ba1c000:00000000 3b9fc000:00000000 +[FPCONF] D h_mksadj 00064 3f9dc000:00000000 1399c000:00000000 3f9bc000:00000000 47b7c000:00000000 4fb7c000:00000800 4fb7c000:00000000 4fb7c000:00000000 4fb7c000:00000800 +[FPCONF] D h_mksadj 00072 3fb7c000:00000000 43b7c000:00000000 3f9fc000:00000000 4fb7c000:00000800 3f9fc000:00000000 3b9dc000:00000000 3f9fc000:00000000 4fb7c000:00000800 +[FPCONF] D h_mksadj 00080 3b9dc000:00000000 3f9fc000:00000000 3f9fc000:00000000 439bc000:00000000 439bc000:00000000 3ba1c000:00000000 3ba1c000:00000000 3b9fc000:00000000 +[FPCONF] D h_mksadj 00088 3f9dc000:00000000 1399c000:00000000 3f9bc000:00000000 47b7c000:00000000 4fb7c000:00000800 4fb7c000:00000000 4fb7c000:00000000 4fb7c000:00000800 +[FPCONF] D h_mksadj 00096 3fb7c000:00000000 43b7c000:00000000 3f9fc000:00000000 4fb7c000:00000800 3f9fc000:00000000 3b9dc000:00000000 3f9fc000:00000000 4fb7c000:00000800 +[FPCONF] D h_mksadj 00104 3b9dc000:00000000 3f9fc000:00000000 3f9fc000:00000000 439bc000:00000000 439bc000:00000000 3ba1c000:00000000 3ba1c000:00000000 3b9fc000:00000000 +[FPCONF] D h_mksadj 00112 3f9dc000:00000000 1399c000:00000000 3f9bc000:00000000 47b7c000:00000000 4fb7c000:00000800 4fb7c000:00000000 4fb7c000:00000000 4fb7c000:00000800 +[FPCONF] D h_mksadj 00120 3fb7c000:00000000 43b7c000:00000000 3f9fc000:00000000 4fb7c000:00000800 3f9fc000:00000000 3b9dc000:00000000 3f9fc000:00000000 4fb7c000:00000800 +[FPCONF] D h_mksadj 00128 3b9dc000:00000000 3f9fc000:00000000 3f9fc000:00000000 439bc000:00000000 439bc000:00000000 3ba1c000:00000000 3ba1c000:00000000 3b9fc000:00000000 +[FPCONF] D h_mksadj 00136 3f9dc000:00000000 1399c000:00000000 3f9bc000:00000000 47b7c000:00000000 4fb7c000:00000800 4fb7c000:00000000 4fb7c000:00000000 4fb7c000:00000800 +[FPCONF] DIGEST h_mksadj 0x549cd6db rows=144 +[FPCONF] END family=h_mksadj count=144 +[FPCONF] FAMILY h_mkdadj label=H count=144 of=144 +[FPCONF] D h_mkdadj 00000 4fb7c000:00000800 53b7c000:00000800 47b7c000:00000400 4bb7c000:00000400 47b7c000:00000400 47b7c000:00000400 47b7c000:00000400 4bb7c000:00000400 +[FPCONF] D h_mkdadj 00008 47b7c000:00000400 47b7c000:00000400 47b7c000:00000400 47b7c000:00000400 47b7c000:00000400 47b7c000:00000400 47b7c000:00000400 47b7c000:00000400 +[FPCONF] D h_mkdadj 00016 47b7c000:00000400 47b7c000:00000400 47b7c000:00000400 47b7c000:00000000 4bb7c000:00000000 4fb7c000:00000000 4fb7c000:00000000 4fb7c000:00000800 +[FPCONF] D h_mkdadj 00024 3fb7c000:00000000 43b7c000:00000000 3f9fc000:00000000 3f9fc000:00000000 3f9fc000:00000000 379dc000:00000000 3f9fc000:00000000 3f9fc000:00000000 +[FPCONF] D h_mkdadj 00032 379dc000:00000000 3f9fc000:00000000 3f9fc000:00000000 4797c000:00000000 4797c000:00000000 37a5c000:00000000 37a5c000:00000000 37a1c000:00000000 +[FPCONF] D h_mkdadj 00040 3f9bc000:00000000 6795c000:00000000 3f97c000:00000000 47b7c000:00000000 4bb7c000:00000000 4fb7c000:00000000 4fb7c000:00000000 4fb7c000:00000800 +[FPCONF] D h_mkdadj 00048 3fb7c000:00000000 43b7c000:00000000 3f9fc000:00000000 3f9fc000:00000000 3f9fc000:00000000 379dc000:00000000 3f9fc000:00000000 3f9fc000:00000000 +[FPCONF] D h_mkdadj 00056 379dc000:00000000 3f9fc000:00000000 3f9fc000:00000000 4797c000:00000000 4797c000:00000000 37a5c000:00000000 37a5c000:00000000 37a1c000:00000000 +[FPCONF] D h_mkdadj 00064 3f9bc000:00000000 6795c000:00000000 3f97c000:00000000 47b7c000:00000000 4bb7c000:00000000 4fb7c000:00000000 4fb7c000:00000000 4fb7c000:00000800 +[FPCONF] D h_mkdadj 00072 43b7c000:00000000 3fb7c000:00000000 479fc000:00000000 479fc000:00000000 479fc000:00000000 3f9fc000:00000000 479fc000:00000000 479fc000:00000000 +[FPCONF] D h_mkdadj 00080 3f9fc000:00000000 479fc000:00000000 479fc000:00000000 4f97c000:00000000 4f97c000:00000000 3fa7c000:00000000 3fa7c000:00000000 3fa3c000:00000000 +[FPCONF] D h_mkdadj 00088 479bc000:00000000 6f95c000:00000000 4797c000:00000000 4bb7c000:00000000 47b7c000:00000000 53b7c000:00000000 53b7c000:00000000 53b7c000:00000800 +[FPCONF] D h_mkdadj 00096 4fb7c000:00000000 53b7c000:00000000 4fb7c000:00000000 53b7c000:00000000 4fb7c000:00000000 4fb7c000:00000000 4fb7c000:00000000 53b7c000:00000000 +[FPCONF] D h_mkdadj 00104 4fb7c000:00000000 4fb7c000:00000000 4fb7c000:00000000 4fb7c000:00000000 4fb7c000:00000000 4fb7c000:00000000 4fb7c000:00000000 4fb7c000:00000000 +[FPCONF] D h_mkdadj 00112 4fb7c000:00000000 4fb7c000:00000000 4fb7c000:00000000 4fb7c000:00000000 53b7c000:00000000 4fb7c000:00000000 4fb7c000:00000000 4fb7c000:00000800 +[FPCONF] D h_mkdadj 00120 3fb7c000:00000000 43b7c000:00000000 2fa3c000:00000000 2fa3c000:00000000 2fa3c000:00000000 27a3c000:00000000 2fa3c000:00000000 2fa3c000:00000000 +[FPCONF] D h_mkdadj 00128 27a3c000:00000000 2fa3c000:00000000 2fa3c000:00000000 379bc000:00000000 379bc000:00000000 27abc000:00000000 27abc000:00000000 27a7c000:00000000 +[FPCONF] D h_mkdadj 00136 2f9fc000:00000000 579bc000:00000000 2f9bc000:00000000 47b7c000:00000000 4bb7c000:00000000 4fb7c000:00000000 4fb7c000:00000000 4fb7c000:00000800 +[FPCONF] DIGEST h_mkdadj 0xe7b329e2 rows=144 +[FPCONF] END family=h_mkdadj count=144 +[FPCONF] FAMILY h_addexp label=H count=144 of=144 +[FPCONF] D h_addexp 00000 40800000:00000000 c0800000:00000000 00000000:00000000 80000000:00000000 00800000:00000000 7f800000:00000000 00800000:00000000 80800000:00000000 +[FPCONF] D h_addexp 00008 7f000000:00000000 00000000:00000000 00000000:00000000 41000000:00000000 41000000:00000000 3f800000:00000000 3f800000:00000000 1f800000:00000000 +[FPCONF] D h_addexp 00016 60000000:00000000 40800000:00000000 40800000:00000000 40000000:00000000 c0000000:00000000 40000000:00000000 40000000:00000000 40000000:00000000 +[FPCONF] D h_addexp 00024 00000000:00000000 80000000:00000000 3f800000:00000000 bf800000:00000000 40000000:00000000 3f000000:00000000 40000000:00000000 c0000000:00000000 +[FPCONF] D h_addexp 00032 3e800000:00000000 3f800000:00000000 3f800000:00000000 00800000:00000000 00800000:00000000 7f000000:00000000 7f000000:00000000 5f000000:00000000 +[FPCONF] D h_addexp 00040 1f800000:00000000 00000000:00000000 00000000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 7f800000:00000000 7f800000:00000000 +[FPCONF] D h_addexp 00048 00c00000:00000000 80c00000:00000000 40400000:00000000 c0400000:00000000 40c00000:00000000 3fc00000:00000000 40c00000:00000000 c0c00000:00000000 +[FPCONF] D h_addexp 00056 3f400000:00000000 40400000:00000000 40400000:00000000 01400000:00000000 01400000:00000000 7fc00000:00000000 7fc00000:00000000 5fc00000:00000000 +[FPCONF] D h_addexp 00064 20400000:00000000 00c00000:00000000 00c00000:00000000 00400000:00000000 80400000:00000000 00400000:00000000 00400000:00000000 00400000:00000000 +[FPCONF] D h_addexp 00072 ff800000:00000000 7f800000:00000000 bf000000:00000000 3f000000:00000000 bf800000:00000000 be800000:00000000 bf800000:00000000 3f800000:00000000 +[FPCONF] D h_addexp 00080 be000000:00000000 bf000000:00000000 bf000000:00000000 80000000:00000000 80000000:00000000 fe800000:00000000 fe800000:00000000 de800000:00000000 +[FPCONF] D h_addexp 00088 9f000000:00000000 ff800000:00000000 ff800000:00000000 ff000000:00000000 7f000000:00000000 ff000000:00000000 ff000000:00000000 ff000000:00000000 +[FPCONF] D h_addexp 00096 40400000:00000000 c0400000:00000000 7fc00000:00000000 ffc00000:00000000 00400000:00000000 7f400000:00000000 00400000:00000000 80400000:00000000 +[FPCONF] D h_addexp 00104 7ec00000:00000000 7fc00000:00000000 7fc00000:00000000 40c00000:00000000 40c00000:00000000 3f400000:00000000 3f400000:00000000 1f400000:00000000 +[FPCONF] D h_addexp 00112 5fc00000:00000000 40400000:00000000 40400000:00000000 3fc00000:00000000 bfc00000:00000000 3fc00000:00000000 3fc00000:00000000 3fc00000:00000000 +[FPCONF] D h_addexp 00120 52b45678:00000000 d2b45678:00000000 12345678:00000000 92345678:00000000 12b45678:00000000 11b45678:00000000 12b45678:00000000 92b45678:00000000 +[FPCONF] D h_addexp 00128 11345678:00000000 12345678:00000000 12345678:00000000 53345678:00000000 53345678:00000000 51b45678:00000000 51b45678:00000000 31b45678:00000000 +[FPCONF] D h_addexp 00136 72345678:00000000 52b45678:00000000 52b45678:00000000 52345678:00000000 d2345678:00000000 52345678:00000000 52345678:00000000 52345678:00000000 +[FPCONF] DIGEST h_addexp 0xd459a2ce rows=144 +[FPCONF] END family=h_addexp count=144 +[FPCONF] FAMILY h_addexpm label=H count=144 of=144 +[FPCONF] D h_addexpm 00000 40800000:00000000 40800000:00000000 40800000:00000000 40800000:00000000 40800000:00000000 40800000:00000000 d2800000:00000000 d2800000:00000000 +[FPCONF] D h_addexpm 00008 15800000:00000000 40800000:00000000 c0000000:00000000 40800000:00000000 40800000:00000000 c0000000:00000000 40800000:00000000 40800000:00000000 +[FPCONF] D h_addexpm 00016 40800000:00000000 40800000:00000000 c0000000:00000000 40800000:00000000 40800000:00000000 c0800000:00000000 eb800000:00000000 40800000:00000000 +[FPCONF] D h_addexpm 00024 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 92000000:00000000 92000000:00000000 +[FPCONF] D h_addexpm 00032 55000000:00000000 00000000:00000000 ff800000:00000000 00000000:00000000 00000000:00000000 ff800000:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D h_addexpm 00040 00000000:00000000 00000000:00000000 ff800000:00000000 00000000:00000000 00000000:00000000 80000000:00000000 ab000000:00000000 00000000:00000000 +[FPCONF] D h_addexpm 00048 00c00000:00000000 00c00000:00000000 00c00000:00000000 00c00000:00000000 00c00000:00000000 00c00000:00000000 92c00000:00000000 92c00000:00000000 +[FPCONF] D h_addexpm 00056 55c00000:00000000 00c00000:00000000 80400000:00000000 00c00000:00000000 00c00000:00000000 80400000:00000000 00c00000:00000000 00c00000:00000000 +[FPCONF] D h_addexpm 00064 00c00000:00000000 00c00000:00000000 80400000:00000000 00c00000:00000000 00c00000:00000000 80c00000:00000000 abc00000:00000000 00c00000:00000000 +[FPCONF] D h_addexpm 00072 ff800000:00000000 ff800000:00000000 ff800000:00000000 ff800000:00000000 ff800000:00000000 ff800000:00000000 11800000:00000000 11800000:00000000 +[FPCONF] D h_addexpm 00080 d4800000:00000000 ff800000:00000000 7f000000:00000000 ff800000:00000000 ff800000:00000000 7f000000:00000000 ff800000:00000000 ff800000:00000000 +[FPCONF] D h_addexpm 00088 ff800000:00000000 ff800000:00000000 7f000000:00000000 ff800000:00000000 ff800000:00000000 7f800000:00000000 2a800000:00000000 ff800000:00000000 +[FPCONF] D h_addexpm 00096 40400000:00000000 40400000:00000000 40400000:00000000 40400000:00000000 40400000:00000000 40400000:00000000 d2400000:00000000 d2400000:00000000 +[FPCONF] D h_addexpm 00104 15400000:00000000 40400000:00000000 bfc00000:00000000 40400000:00000000 40400000:00000000 bfc00000:00000000 40400000:00000000 40400000:00000000 +[FPCONF] D h_addexpm 00112 40400000:00000000 40400000:00000000 bfc00000:00000000 40400000:00000000 40400000:00000000 c0400000:00000000 eb400000:00000000 40400000:00000000 +[FPCONF] D h_addexpm 00120 52b45678:00000000 52b45678:00000000 52b45678:00000000 52b45678:00000000 52b45678:00000000 52b45678:00000000 e4b45678:00000000 e4b45678:00000000 +[FPCONF] D h_addexpm 00128 27b45678:00000000 52b45678:00000000 d2345678:00000000 52b45678:00000000 52b45678:00000000 d2345678:00000000 52b45678:00000000 52b45678:00000000 +[FPCONF] D h_addexpm 00136 52b45678:00000000 52b45678:00000000 d2345678:00000000 52b45678:00000000 52b45678:00000000 d2b45678:00000000 fdb45678:00000000 52b45678:00000000 +[FPCONF] DIGEST h_addexpm 0x0196dfaa rows=144 +[FPCONF] END family=h_addexpm count=144 +[FPCONF] FAMILY h_maddn label=H count=1536 of=1536 +[FPCONF] D h_maddn 00000 3f800000:00000000 3f800001:00000000 3f800800:00000000 bf801000:00000000 40000000:00000000 c0000000:00000000 3f000000:00000000 40490fdb:00000000 +[FPCONF] D h_maddn 00008 3eaaaaab:00000000 7f7fffff:00000000 00800000:00000000 00000001:00000000 00000000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00016 3f800001:00000000 3f800002:00000000 3f800801:00000000 bf801001:00000000 40000001:00000000 c0000001:00000000 3f000001:00000000 40490fdd:00000000 +[FPCONF] D h_maddn 00024 3eaaaaac:00000000 7f800000:00000000 00800001:00000000 00000001:00000000 00000000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00032 3f800800:00000000 3f800801:00000000 3f801000:00000000 bf801801:00000000 40000800:00000000 c0000800:00000000 3f000800:00000000 40491c6c:00000000 +[FPCONF] D h_maddn 00040 3eaab556:00000000 7f800000:00000000 00800800:00000000 00000001:00000000 00000000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00048 bf801000:00000000 bf801001:00000000 bf801801:00000000 3f802002:00000000 c0001000:00000000 40001000:00000000 bf001000:00000000 c04928fd:00000000 +[FPCONF] D h_maddn 00056 beaac000:00000000 ff800000:00000000 80801000:00000000 80000001:00000000 00000000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00064 40000000:00000000 40000001:00000000 40000800:00000000 c0001000:00000000 40800000:00000000 c0800000:00000000 3f800000:00000000 40c90fdb:00000000 +[FPCONF] D h_maddn 00072 3f2aaaab:00000000 7f800000:00000000 01000000:00000000 00000002:00000000 00000000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00080 c0000000:00000000 c0000001:00000000 c0000800:00000000 40001000:00000000 c0800000:00000000 40800000:00000000 bf800000:00000000 c0c90fdb:00000000 +[FPCONF] D h_maddn 00088 bf2aaaab:00000000 ff800000:00000000 81000000:00000000 80000002:00000000 00000000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00096 3f000000:00000000 3f000001:00000000 3f000800:00000000 bf001000:00000000 3f800000:00000000 bf800000:00000000 3e800000:00000000 3fc90fdb:00000000 +[FPCONF] D h_maddn 00104 3e2aaaab:00000000 7effffff:00000000 00400000:00000000 00000000:00000000 00000000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00112 40490fdb:00000000 40490fdd:00000000 40491c6c:00000000 c04928fd:00000000 40c90fdb:00000000 c0c90fdb:00000000 3fc90fdb:00000000 411de9e7:00000000 +[FPCONF] D h_maddn 00120 3f860a92:00000000 7f800000:00000000 01490fdb:00000000 00000003:00000000 00000000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00128 3eaaaaab:00000000 3eaaaaac:00000000 3eaab556:00000000 beaac000:00000000 3f2aaaab:00000000 bf2aaaab:00000000 3e2aaaab:00000000 3f860a92:00000000 +[FPCONF] D h_maddn 00136 3de38e3a:00000000 7eaaaaaa:00000000 002aaaab:00000000 00000000:00000000 00000000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00144 7f7fffff:00000000 7f800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7effffff:00000000 7f800000:00000000 +[FPCONF] D h_maddn 00152 7eaaaaaa:00000000 7f800000:00000000 407fffff:00000000 34ffffff:00000000 00000000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00160 00800000:00000000 00800001:00000000 00800800:00000000 80801000:00000000 01000000:00000000 81000000:00000000 00400000:00000000 01490fdb:00000000 +[FPCONF] D h_maddn 00168 002aaaab:00000000 407fffff:00000000 00000000:00000000 00000000:00000000 00000000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00176 00000001:00000000 00000001:00000000 00000001:00000000 80000001:00000000 00000002:00000000 80000002:00000000 00000000:00000000 00000003:00000000 +[FPCONF] D h_maddn 00184 00000000:00000000 34ffffff:00000000 00000000:00000000 00000000:00000000 00000000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00192 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D h_maddn 00200 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00208 7f800000:00000000 7f800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 7f800000:00000000 +[FPCONF] D h_maddn 00216 7f800000:00000000 7f800000:00000000 7f800000:00000000 7f800000:00000000 7fc00000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00224 ff800000:00000000 ff800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 ff800000:00000000 +[FPCONF] D h_maddn 00232 ff800000:00000000 ff800000:00000000 ff800000:00000000 ff800000:00000000 7fc00000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00240 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00248 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00256 40000000:00000000 40000000:00000000 40000400:00000000 ba000000:00000000 40400000:00000000 bf800000:00000000 3fc00000:00000000 408487ee:00000000 +[FPCONF] D h_maddn 00264 3faaaaab:00000000 7f7fffff:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00272 40000000:00000000 40000001:00000000 40000401:00000000 ba000801:00000000 40400001:00000000 bf800002:00000000 3fc00000:00000000 408487ee:00000000 +[FPCONF] D h_maddn 00280 3faaaaab:00000000 7f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00288 40000400:00000000 40000401:00000000 40000800:00000000 ba400800:00000000 40400800:00000000 bf801000:00000000 3fc00400:00000000 40848e36:00000000 +[FPCONF] D h_maddn 00296 3faaad55:00000000 7f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00304 ba000000:00000000 ba000801:00000000 ba400800:00000000 40001001:00000000 bf802000:00000000 40401000:00000000 3effe000:00000000 c00928fd:00000000 +[FPCONF] D h_maddn 00312 3f2aa000:00000000 ff800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00320 40400000:00000000 40400001:00000000 40400800:00000000 bf802000:00000000 40a00000:00000000 c0400000:00000000 40000000:00000000 40e90fdb:00000000 +[FPCONF] D h_maddn 00328 3fd55556:00000000 7f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00336 bf800000:00000000 bf800002:00000000 bf801000:00000000 40401000:00000000 c0400000:00000000 40a00000:00000000 00000000:00000000 c0a90fdb:00000000 +[FPCONF] D h_maddn 00344 3eaaaaaa:00000000 ff800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00352 3fc00000:00000000 3fc00000:00000000 3fc00400:00000000 3effe000:00000000 40000000:00000000 00000000:00000000 3fa00000:00000000 402487ee:00000000 +[FPCONF] D h_maddn 00360 3f955555:00000000 7effffff:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00368 408487ee:00000000 408487ee:00000000 40848e36:00000000 c00928fd:00000000 40e90fdb:00000000 c0a90fdb:00000000 402487ee:00000000 412de9e7:00000000 +[FPCONF] D h_maddn 00376 40030549:00000000 7f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00384 3faaaaab:00000000 3faaaaab:00000000 3faaad55:00000000 3f2aa000:00000000 3fd55556:00000000 3eaaaaaa:00000000 3f955555:00000000 40030549:00000000 +[FPCONF] D h_maddn 00392 3f8e38e4:00000000 7eaaaaaa:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00400 7f7fffff:00000000 7f800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7effffff:00000000 7f800000:00000000 +[FPCONF] D h_maddn 00408 7eaaaaaa:00000000 7f800000:00000000 40a00000:00000000 3f800004:00000000 3f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00416 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 +[FPCONF] D h_maddn 00424 3f800000:00000000 40a00000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00432 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 +[FPCONF] D h_maddn 00440 3f800000:00000000 3f800004:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00448 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 +[FPCONF] D h_maddn 00456 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00464 7f800000:00000000 7f800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 7f800000:00000000 +[FPCONF] D h_maddn 00472 7f800000:00000000 7f800000:00000000 7f800000:00000000 7f800000:00000000 7fc00000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00480 ff800000:00000000 ff800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 ff800000:00000000 +[FPCONF] D h_maddn 00488 ff800000:00000000 ff800000:00000000 ff800000:00000000 ff800000:00000000 7fc00000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00496 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00504 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00512 00000000:00000000 34000000:00000000 39800000:00000000 c0000800:00000000 3f800000:00000000 c0400000:00000000 bf000000:00000000 40090fdb:00000000 +[FPCONF] D h_maddn 00520 bf2aaaaa:00000000 7f7fffff:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00528 34000000:00000000 34800000:00000000 39801001:00000000 c0000801:00000000 3f800002:00000000 c0400001:00000000 befffffe:00000000 40090fdd:00000000 +[FPCONF] D h_maddn 00536 bf2aaaaa:00000000 7f800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00544 39800000:00000000 39801001:00000000 3a000400:00000000 c0000c00:00000000 3f801000:00000000 c0400800:00000000 befff000:00000000 40091c6c:00000000 +[FPCONF] D h_maddn 00552 bf2aa555:00000000 7f800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00560 c0000800:00000000 c0000801:00000000 c0000c00:00000000 3a800800:00000000 c0401000:00000000 3f802000:00000000 bfc00800:00000000 c084947e:00000000 +[FPCONF] D h_maddn 00568 bfaab000:00000000 ff800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00576 3f800000:00000000 3f800002:00000000 3f801000:00000000 c0401000:00000000 40400000:00000000 c0a00000:00000000 00000000:00000000 40a90fdb:00000000 +[FPCONF] D h_maddn 00584 beaaaaaa:00000000 7f800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00592 c0400000:00000000 c0400001:00000000 c0400800:00000000 3f802000:00000000 c0a00000:00000000 40400000:00000000 c0000000:00000000 c0e90fdb:00000000 +[FPCONF] D h_maddn 00600 bfd55556:00000000 ff800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00608 bf000000:00000000 befffffe:00000000 befff000:00000000 bfc00800:00000000 00000000:00000000 c0000000:00000000 bf400000:00000000 3f121fb6:00000000 +[FPCONF] D h_maddn 00616 bf555555:00000000 7effffff:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00624 40090fdb:00000000 40090fdd:00000000 40091c6c:00000000 c084947e:00000000 40a90fdb:00000000 c0e90fdb:00000000 3f121fb6:00000000 410de9e7:00000000 +[FPCONF] D h_maddn 00632 3d415248:00000000 7f800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00640 bf2aaaaa:00000000 bf2aaaaa:00000000 bf2aa555:00000000 bfaab000:00000000 beaaaaaa:00000000 bfd55556:00000000 bf555555:00000000 3d415248:00000000 +[FPCONF] D h_maddn 00648 bf638e39:00000000 7eaaaaaa:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00656 7f7fffff:00000000 7f800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7effffff:00000000 7f800000:00000000 +[FPCONF] D h_maddn 00664 7eaaaaaa:00000000 7f800000:00000000 403fffff:00000000 bf7ffff8:00000000 bf800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00672 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 +[FPCONF] D h_maddn 00680 bf800000:00000000 403fffff:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00688 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 +[FPCONF] D h_maddn 00696 bf800000:00000000 bf7ffff8:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00704 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 +[FPCONF] D h_maddn 00712 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00720 7f800000:00000000 7f800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 7f800000:00000000 +[FPCONF] D h_maddn 00728 7f800000:00000000 7f800000:00000000 7f800000:00000000 7f800000:00000000 7fc00000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00736 ff800000:00000000 ff800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 ff800000:00000000 +[FPCONF] D h_maddn 00744 ff800000:00000000 ff800000:00000000 ff800000:00000000 ff800000:00000000 7fc00000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00752 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00760 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00768 40000000:00000000 40000001:00000000 40000400:00000000 b9fff000:00000000 40400000:00000000 bf7ffffe:00000000 3fc00001:00000000 408487ee:00000000 +[FPCONF] D h_maddn 00776 3faaaaac:00000000 7f7fffff:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00784 40000001:00000000 40000002:00000000 40000401:00000000 ba000001:00000000 40400002:00000000 bf800001:00000000 3fc00002:00000000 408487ef:00000000 +[FPCONF] D h_maddn 00792 3faaaaac:00000000 7f800000:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00800 40000400:00000000 40000401:00000000 40000801:00000000 ba400000:00000000 40400800:00000000 bf800fff:00000000 3fc00401:00000000 40848e36:00000000 +[FPCONF] D h_maddn 00808 3faaad56:00000000 7f800000:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00816 b9fff000:00000000 ba000001:00000000 ba400000:00000000 40001002:00000000 bf801fff:00000000 40401000:00000000 3effe004:00000000 c00928fc:00000000 +[FPCONF] D h_maddn 00824 3f2aa002:00000000 ff800000:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00832 40400000:00000000 40400002:00000000 40400800:00000000 bf801fff:00000000 40a00000:00000000 c0400000:00000000 40000000:00000000 40e90fdb:00000000 +[FPCONF] D h_maddn 00840 3fd55556:00000000 7f800000:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00848 bf7ffffe:00000000 bf800001:00000000 bf800fff:00000000 40401000:00000000 c0400000:00000000 40a00000:00000000 34000000:00000000 c0a90fdb:00000000 +[FPCONF] D h_maddn 00856 3eaaaaae:00000000 ff800000:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00864 3fc00001:00000000 3fc00002:00000000 3fc00401:00000000 3effe004:00000000 40000000:00000000 34000000:00000000 3fa00001:00000000 402487ee:00000000 +[FPCONF] D h_maddn 00872 3f955556:00000000 7effffff:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00880 408487ee:00000000 408487ef:00000000 40848e36:00000000 c00928fc:00000000 40e90fdb:00000000 c0a90fdb:00000000 402487ee:00000000 412de9e7:00000000 +[FPCONF] D h_maddn 00888 4003054a:00000000 7f800000:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00896 3faaaaac:00000000 3faaaaac:00000000 3faaad56:00000000 3f2aa002:00000000 3fd55556:00000000 3eaaaaae:00000000 3f955556:00000000 4003054a:00000000 +[FPCONF] D h_maddn 00904 3f8e38e5:00000000 7eaaaaaa:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00912 7f7fffff:00000000 7f800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7effffff:00000000 7f800000:00000000 +[FPCONF] D h_maddn 00920 7eaaaaaa:00000000 7f800000:00000000 40a00000:00000000 3f800005:00000000 3f800001:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00928 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 +[FPCONF] D h_maddn 00936 3f800001:00000000 40a00000:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00944 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 +[FPCONF] D h_maddn 00952 3f800001:00000000 3f800005:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00960 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 +[FPCONF] D h_maddn 00968 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00976 7f800000:00000000 7f800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 7f800000:00000000 +[FPCONF] D h_maddn 00984 7f800000:00000000 7f800000:00000000 7f800000:00000000 7f800000:00000000 7fc00000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 00992 ff800000:00000000 ff800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 ff800000:00000000 +[FPCONF] D h_maddn 01000 ff800000:00000000 ff800000:00000000 ff800000:00000000 ff800000:00000000 7fc00000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01008 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01016 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01024 3f800000:00000000 3f800002:00000000 3f800800:00000000 bf801000:00000000 40000000:00000000 c0000000:00000000 3f000001:00000000 40490fdb:00000000 +[FPCONF] D h_maddn 01032 3eaaaaad:00000000 7f7fffff:00000000 33800000:00000000 33800000:00000000 33800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01040 3f800002:00000000 3f800003:00000000 3f800802:00000000 bf801001:00000000 40000001:00000000 c0000001:00000000 3f000002:00000000 40490fdd:00000000 +[FPCONF] D h_maddn 01048 3eaaaaae:00000000 7f800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01056 3f800800:00000000 3f800802:00000000 3f801001:00000000 bf801800:00000000 40000800:00000000 c0000800:00000000 3f000801:00000000 40491c6c:00000000 +[FPCONF] D h_maddn 01064 3eaab558:00000000 7f800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01072 bf801000:00000000 bf801001:00000000 bf801800:00000000 3f802002:00000000 c0001000:00000000 40001000:00000000 bf000fff:00000000 c04928fd:00000000 +[FPCONF] D h_maddn 01080 beaabffe:00000000 ff800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01088 40000000:00000000 40000001:00000000 40000800:00000000 c0001000:00000000 40800000:00000000 c0800000:00000000 3f800000:00000000 40c90fdb:00000000 +[FPCONF] D h_maddn 01096 3f2aaaac:00000000 7f800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01104 c0000000:00000000 c0000001:00000000 c0000800:00000000 40001000:00000000 c0800000:00000000 40800000:00000000 bf7fffff:00000000 c0c90fdb:00000000 +[FPCONF] D h_maddn 01112 bf2aaaaa:00000000 ff800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01120 3f000001:00000000 3f000002:00000000 3f000801:00000000 bf000fff:00000000 3f800000:00000000 bf7fffff:00000000 3e800002:00000000 3fc90fdc:00000000 +[FPCONF] D h_maddn 01128 3e2aaaaf:00000000 7effffff:00000000 33800000:00000000 33800000:00000000 33800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01136 40490fdb:00000000 40490fdd:00000000 40491c6c:00000000 c04928fd:00000000 40c90fdb:00000000 c0c90fdb:00000000 3fc90fdc:00000000 411de9e7:00000000 +[FPCONF] D h_maddn 01144 3f860a93:00000000 7f800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01152 3eaaaaad:00000000 3eaaaaae:00000000 3eaab558:00000000 beaabffe:00000000 3f2aaaac:00000000 bf2aaaaa:00000000 3e2aaaaf:00000000 3f860a93:00000000 +[FPCONF] D h_maddn 01160 3de38e42:00000000 7eaaaaaa:00000000 33800000:00000000 33800000:00000000 33800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01168 7f7fffff:00000000 7f800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7effffff:00000000 7f800000:00000000 +[FPCONF] D h_maddn 01176 7eaaaaaa:00000000 7f800000:00000000 407fffff:00000000 35100000:00000000 33800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01184 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 +[FPCONF] D h_maddn 01192 33800000:00000000 407fffff:00000000 33800000:00000000 33800000:00000000 33800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01200 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 +[FPCONF] D h_maddn 01208 33800000:00000000 35100000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01216 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 +[FPCONF] D h_maddn 01224 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01232 7f800000:00000000 7f800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 7f800000:00000000 +[FPCONF] D h_maddn 01240 7f800000:00000000 7f800000:00000000 7f800000:00000000 7f800000:00000000 7fc00000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01248 ff800000:00000000 ff800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 ff800000:00000000 +[FPCONF] D h_maddn 01256 ff800000:00000000 ff800000:00000000 ff800000:00000000 ff800000:00000000 7fc00000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01264 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01272 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01280 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01288 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01296 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01304 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01312 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01320 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01328 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01336 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01344 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01352 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01360 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01368 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01376 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01384 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01392 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01400 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01408 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01416 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01424 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01432 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01440 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01448 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01456 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01464 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01472 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01480 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01488 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01496 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01504 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01512 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01520 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_maddn 01528 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] DIGEST h_maddn 0x304641d0 rows=1536 +[FPCONF] END family=h_maddn count=1536 +[FPCONF] FAMILY h_divn label=H count=1536 of=1536 +[FPCONF] D h_divn 00000 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00008 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00016 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00024 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00032 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00040 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00048 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 +[FPCONF] D h_divn 00056 00000000:00000180 00000000:00000180 80000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00064 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00072 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00080 00000000:00000180 80000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 +[FPCONF] D h_divn 00088 00000000:00000180 00000000:00000180 80000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 +[FPCONF] D h_divn 00096 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00104 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00112 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00120 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00128 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00136 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00144 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00152 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00160 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00168 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00176 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00184 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00192 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00200 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00208 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00216 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 +[FPCONF] D h_divn 00224 80000000:00000180 80000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 80000000:00000180 +[FPCONF] D h_divn 00232 80000000:00000180 80000000:00000180 80000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 +[FPCONF] D h_divn 00240 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 +[FPCONF] D h_divn 00248 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 +[FPCONF] D h_divn 00256 40000000:00000000 40000000:00000080 40000400:00000000 ba000000:00000000 40400000:00000000 bf800000:00000000 3fc00000:00000000 408487ee:00000080 +[FPCONF] D h_divn 00264 3faaaaab:00000080 48000000:00000080 48a00000:00000000 48400001:00000000 c7800000:00000000 48000000:00000000 2e800000:00000000 48200000:00000000 +[FPCONF] D h_divn 00272 40000000:00000080 40000001:00000080 40000401:00000080 ba000801:00000000 40400001:00000000 bf800002:00000000 3fc00000:00000080 408487ee:00000080 +[FPCONF] D h_divn 00280 3faaaaab:00000080 48000000:00000080 48a00001:00000000 48400002:00000080 c7800002:00000000 48000000:00000080 bc000000:00000000 48200001:00000080 +[FPCONF] D h_divn 00288 40000400:00000000 40000401:00000080 40000800:00000080 ba400800:00000000 40400800:00000000 bf801000:00000000 3fc00400:00000000 40848e36:00000080 +[FPCONF] D h_divn 00296 3faaad55:00000080 48000400:00000080 48a00800:00000000 48400801:00000080 c7801000:00000000 48000400:00000000 c1800000:00000000 48200600:00000000 +[FPCONF] D h_divn 00304 ba000000:00000000 ba000801:00000000 ba400800:00000000 40001001:00000000 bf802000:00000000 40401000:00000000 3effe000:00000000 c00928fd:00000080 +[FPCONF] D h_divn 00312 3f2aa000:00000080 c1fff7ff:00000000 c8402000:00000000 c7802002:00000080 48401000:00000000 c2000000:00000000 48000800:00000000 c7003000:00000000 +[FPCONF] D h_divn 00320 40400000:00000000 40400001:00000000 40400800:00000000 bf802000:00000000 40a00000:00000000 c0400000:00000000 40000000:00000000 40e90fdb:00000000 +[FPCONF] D h_divn 00328 3fd55556:00000080 48400000:00000080 49100000:00000000 48a00001:00000000 c8400000:00000000 48400000:00000000 c7800000:00000000 48800000:00000000 +[FPCONF] D h_divn 00336 bf800000:00000000 bf800002:00000000 bf801000:00000000 40401000:00000000 c0400000:00000000 40a00000:00000000 26800000:00000000 c0a90fdb:00000000 +[FPCONF] D h_divn 00344 3eaaaaaa:00000000 c77ffffe:00000000 c8e00000:00000000 c8400002:00000000 48a00000:00000000 c7800000:00000000 48400000:00000000 c8000000:00000000 +[FPCONF] D h_divn 00352 3fc00000:00000000 3fc00000:00000080 3fc00400:00000000 3effe000:00000000 40000000:00000000 26800000:00000000 3fa00000:00000000 402487ee:00000080 +[FPCONF] D h_divn 00360 3f955555:00000080 47c00000:00000080 48400000:00000000 48000000:00000080 2e800000:00000000 47c00000:00000000 47000000:00000000 47e00000:00000000 +[FPCONF] D h_divn 00368 408487ee:00000080 408487ee:00000080 40848e36:00000080 c00928fd:00000080 40e90fdb:00000000 c0a90fdb:00000000 402487ee:00000080 412de9e7:00000080 +[FPCONF] D h_divn 00376 40030549:00000080 488487ed:00000080 49590fdb:00000000 48e90fdd:00000080 c8a90fdb:00000000 488487ee:00000080 c8090fdb:00000000 48b6cbe4:00000080 +[FPCONF] D h_divn 00384 3faaaaab:00000080 3faaaaab:00000080 3faaad55:00000080 3f2aa000:00000080 3fd55556:00000080 3eaaaaaa:00000000 3f955555:00000080 40030549:00000080 +[FPCONF] D h_divn 00392 3f8e38e4:00000080 47aaaaab:00000080 48155556:00000080 47d55556:00000080 46aaaaaa:00000000 47aaaaab:00000080 472aaaaa:00000080 47c00000:00000080 +[FPCONF] D h_divn 00400 7f7fffff:00000080 7f800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7effffff:00000080 7f800000:00000280 +[FPCONF] D h_divn 00408 7eaaaaaa:00000080 7f800000:00000280 7f800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 +[FPCONF] D h_divn 00416 3f800000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000080 +[FPCONF] D h_divn 00424 3f800000:00000080 47800000:00000080 47800000:00000080 47800000:00000080 47800000:00000080 47800000:00000080 47800000:00000080 47800000:00000080 +[FPCONF] D h_divn 00432 3f800000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000080 +[FPCONF] D h_divn 00440 3f800000:00000080 47800000:00000080 47800000:00000080 47800000:00000080 47800000:00000080 47800000:00000080 47800000:00000080 47800000:00000080 +[FPCONF] D h_divn 00448 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 +[FPCONF] D h_divn 00456 3f800000:00000000 47800000:00000000 47800000:00000000 47800000:00000000 47800000:00000000 47800000:00000000 47800000:00000000 47800000:00000000 +[FPCONF] D h_divn 00464 7f800000:00000280 7f800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7f000000:00000080 7f800000:00000280 +[FPCONF] D h_divn 00472 7eaaaaab:00000080 7f800000:00000280 7f800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 +[FPCONF] D h_divn 00480 ff800000:00000280 ff800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff000000:00000080 ff800000:00000280 +[FPCONF] D h_divn 00488 feaaaaab:00000080 ff800000:00000280 ff800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 +[FPCONF] D h_divn 00496 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_divn 00504 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_divn 00512 26800000:00000000 34000000:00000000 39800000:00000000 c0000800:00000000 3f800000:00000000 c0400000:00000000 bf000000:00000000 40090fdb:00000000 +[FPCONF] D h_divn 00520 bf2aaaaa:00000080 bb800000:00000000 48400000:00000000 47800002:00000000 c8400000:00000000 2e800000:00000000 c8000000:00000000 47000000:00000000 +[FPCONF] D h_divn 00528 34000000:00000000 34800000:00000080 39801001:00000000 c0000801:00000080 3f800002:00000000 c0400001:00000000 befffffe:00000000 40090fdd:00000080 +[FPCONF] D h_divn 00536 bf2aaaaa:00000080 3b7ffffe:00000000 48400002:00000000 47800004:00000080 c8400001:00000000 3c000000:00000000 c8000000:00000080 47000003:00000000 +[FPCONF] D h_divn 00544 39800000:00000000 39801001:00000000 3a000400:00000000 c0000c00:00000080 3f801000:00000000 c0400800:00000000 befff000:00000000 40091c6c:00000080 +[FPCONF] D h_divn 00552 bf2aa555:00000080 417fefff:00000000 48401000:00000000 47801002:00000080 c8400800:00000000 41800000:00000000 c8000400:00000000 47001800:00000000 +[FPCONF] D h_divn 00560 c0000800:00000000 c0000801:00000080 c0000c00:00000080 3a800800:00000000 c0401000:00000000 3f802000:00000000 bfc00800:00000000 c084947e:00000080 +[FPCONF] D h_divn 00568 bfaab000:00000080 c8000800:00000080 c8a01000:00000000 c8401001:00000080 47802000:00000000 c8000800:00000000 42000000:00000000 c8200c00:00000000 +[FPCONF] D h_divn 00576 3f800000:00000000 3f800002:00000000 3f801000:00000000 c0401000:00000000 40400000:00000000 c0a00000:00000000 26800000:00000000 40a90fdb:00000000 +[FPCONF] D h_divn 00584 beaaaaaa:00000000 477ffffe:00000000 48e00000:00000000 48400002:00000000 c8a00000:00000000 47800000:00000000 c8400000:00000000 48000000:00000000 +[FPCONF] D h_divn 00592 c0400000:00000000 c0400001:00000000 c0400800:00000000 3f802000:00000000 c0a00000:00000000 40400000:00000000 c0000000:00000000 c0e90fdb:00000000 +[FPCONF] D h_divn 00600 bfd55556:00000080 c8400000:00000080 c9100000:00000000 c8a00001:00000000 48400000:00000000 c8400000:00000000 47800000:00000000 c8800000:00000000 +[FPCONF] D h_divn 00608 bf000000:00000000 befffffe:00000000 befff000:00000000 bfc00800:00000000 26800000:00000000 c0000000:00000000 bf400000:00000000 3f121fb6:00000000 +[FPCONF] D h_divn 00616 bf555555:00000080 c7000000:00000080 47800000:00000000 3c000000:00000000 c8000000:00000000 c7000000:00000000 c7c00000:00000000 c6800000:00000000 +[FPCONF] D h_divn 00624 40090fdb:00000000 40090fdd:00000080 40091c6c:00000080 c084947e:00000080 40a90fdb:00000000 c0e90fdb:00000000 3f121fb6:00000000 410de9e7:00000080 +[FPCONF] D h_divn 00632 3d415248:00000080 48090fda:00000080 49390fdb:00000000 48a90fdd:00000080 c8e90fdb:00000000 48090fdb:00000000 c88487ee:00000080 486d97c8:00000080 +[FPCONF] D h_divn 00640 bf2aaaaa:00000080 bf2aaaaa:00000080 bf2aa555:00000080 bfaab000:00000080 beaaaaaa:00000000 bfd55556:00000080 bf555555:00000080 3d415248:00000080 +[FPCONF] D h_divn 00648 bf638e39:00000080 c72aaaab:00000080 46aaaaac:00000000 c6aaaaa7:00000080 c7d55556:00000080 c72aaaaa:00000080 c7aaaaab:00000080 c7000000:00000080 +[FPCONF] D h_divn 00656 7f7fffff:00000080 7f800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7effffff:00000080 7f800000:00000280 +[FPCONF] D h_divn 00664 7eaaaaaa:00000080 7f800000:00000280 7f800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 +[FPCONF] D h_divn 00672 bf800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 +[FPCONF] D h_divn 00680 bf800000:00000080 c7800000:00000080 c7800000:00000080 c7800000:00000080 c7800000:00000080 c7800000:00000080 c7800000:00000080 c7800000:00000080 +[FPCONF] D h_divn 00688 bf800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 +[FPCONF] D h_divn 00696 bf800000:00000080 c7800000:00000080 c7800000:00000080 c7800000:00000080 c7800000:00000080 c7800000:00000080 c7800000:00000080 c7800000:00000080 +[FPCONF] D h_divn 00704 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 +[FPCONF] D h_divn 00712 bf800000:00000000 c7800000:00000000 c7800000:00000000 c7800000:00000000 c7800000:00000000 c7800000:00000000 c7800000:00000000 c7800000:00000000 +[FPCONF] D h_divn 00720 7f800000:00000280 7f800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7f000000:00000080 7f800000:00000280 +[FPCONF] D h_divn 00728 7eaaaaab:00000080 7f800000:00000280 7f800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 +[FPCONF] D h_divn 00736 ff800000:00000280 ff800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff000000:00000080 ff800000:00000280 +[FPCONF] D h_divn 00744 feaaaaab:00000080 ff800000:00000280 ff800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 +[FPCONF] D h_divn 00752 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_divn 00760 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_divn 00768 40000000:00000080 40000001:00000000 40000400:00000080 b9fff000:00000000 40400000:00000080 bf7ffffe:00000000 3fc00001:00000000 408487ee:00000080 +[FPCONF] D h_divn 00776 3faaaaac:00000080 48000000:00000080 48a00000:00000080 48400002:00000080 c77ffffe:00000000 48000000:00000080 3c000000:00000000 48200000:00000080 +[FPCONF] D h_divn 00784 40000001:00000000 40000002:00000080 40000401:00000080 ba000001:00000000 40400002:00000080 bf800001:00000000 3fc00002:00000080 408487ef:00000080 +[FPCONF] D h_divn 00792 3faaaaac:00000080 48000001:00000080 48a00001:00000080 48400003:00000080 c7800001:00000000 48000001:00000000 2e800000:00000000 48200001:00000080 +[FPCONF] D h_divn 00800 40000400:00000080 40000401:00000080 40000801:00000080 ba400000:00000000 40400800:00000080 bf800fff:00000000 3fc00401:00000000 40848e36:00000080 +[FPCONF] D h_divn 00808 3faaad56:00000080 48000400:00000080 48a00800:00000080 48400802:00000080 c7800fff:00000000 48000400:00000080 c17fe000:00000000 48200600:00000080 +[FPCONF] D h_divn 00816 b9fff000:00000000 ba000001:00000000 ba400000:00000000 40001002:00000080 bf801fff:00000000 40401000:00000080 3effe004:00000000 c00928fc:00000080 +[FPCONF] D h_divn 00824 3f2aa002:00000080 c1ffe7ff:00000000 c8402000:00000080 c7802001:00000080 48401000:00000080 c1fff000:00000000 48000800:00000080 c7002ffe:00000000 +[FPCONF] D h_divn 00832 40400000:00000080 40400002:00000080 40400800:00000080 bf801fff:00000000 40a00000:00000080 c0400000:00000080 40000000:00000080 40e90fdb:00000080 +[FPCONF] D h_divn 00840 3fd55556:00000080 48400000:00000000 49100000:00000080 48a00001:00000080 c8400000:00000080 48400000:00000080 c77ffffe:00000000 48800000:00000080 +[FPCONF] D h_divn 00848 bf7ffffe:00000000 bf800001:00000000 bf800fff:00000000 40401000:00000080 c0400000:00000080 40a00000:00000080 34000000:00000000 c0a90fdb:00000080 +[FPCONF] D h_divn 00856 3eaaaaae:00000000 c77ffffc:00000000 c8e00000:00000080 c8400002:00000080 48a00000:00000080 c77ffffe:00000000 48400000:00000080 c7ffffff:00000000 +[FPCONF] D h_divn 00864 3fc00001:00000000 3fc00002:00000080 3fc00401:00000000 3effe004:00000000 40000000:00000080 34000000:00000000 3fa00001:00000000 402487ee:00000000 +[FPCONF] D h_divn 00872 3f955556:00000080 47c00001:00000080 48400000:00000080 48000001:00000000 3c000000:00000000 47c00001:00000000 47000002:00000000 47e00001:00000000 +[FPCONF] D h_divn 00880 408487ee:00000080 408487ef:00000080 40848e36:00000080 c00928fc:00000080 40e90fdb:00000080 c0a90fdb:00000080 402487ee:00000000 412de9e7:00000080 +[FPCONF] D h_divn 00888 4003054a:00000080 488487ed:00000080 49590fdb:00000080 48e90fdd:00000080 c8a90fdb:00000080 488487ee:00000080 c8090fda:00000080 48b6cbe4:00000080 +[FPCONF] D h_divn 00896 3faaaaac:00000080 3faaaaac:00000080 3faaad56:00000080 3f2aa002:00000080 3fd55556:00000080 3eaaaaae:00000000 3f955556:00000080 4003054a:00000080 +[FPCONF] D h_divn 00904 3f8e38e5:00000080 47aaaaac:00000080 48155556:00000000 47d55557:00000080 46aaaaae:00000000 47aaaaac:00000080 472aaaac:00000080 47c00001:00000080 +[FPCONF] D h_divn 00912 7f7fffff:00000080 7f800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7effffff:00000080 7f800000:00000280 +[FPCONF] D h_divn 00920 7eaaaaaa:00000080 7f800000:00000280 7f800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 +[FPCONF] D h_divn 00928 3f800001:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000080 +[FPCONF] D h_divn 00936 3f800001:00000080 47800001:00000080 47800001:00000080 47800001:00000080 47800001:00000080 47800001:00000080 47800001:00000080 47800001:00000080 +[FPCONF] D h_divn 00944 3f800001:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000080 +[FPCONF] D h_divn 00952 3f800001:00000080 47800001:00000080 47800001:00000080 47800001:00000080 47800001:00000080 47800001:00000080 47800001:00000080 47800001:00000080 +[FPCONF] D h_divn 00960 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 +[FPCONF] D h_divn 00968 3f800001:00000000 47800001:00000000 47800001:00000000 47800001:00000000 47800001:00000000 47800001:00000000 47800001:00000000 47800001:00000000 +[FPCONF] D h_divn 00976 7f800000:00000280 7f800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7f000000:00000080 7f800000:00000280 +[FPCONF] D h_divn 00984 7eaaaaab:00000080 7f800000:00000280 7f800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 +[FPCONF] D h_divn 00992 ff800000:00000280 ff800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff000000:00000080 ff800000:00000280 +[FPCONF] D h_divn 01000 feaaaaab:00000080 ff800000:00000280 ff800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 +[FPCONF] D h_divn 01008 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_divn 01016 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_divn 01024 10000000:00000000 10000000:00000080 10000400:00000000 8a000000:00000000 10400000:00000000 8f800000:00000000 0fc00000:00000000 108487ee:00000080 +[FPCONF] D h_divn 01032 0faaaaab:00000080 18000000:00000080 18a00000:00000000 18400001:00000000 97800000:00000000 18000000:00000000 00000000:00000000 18200000:00000000 +[FPCONF] D h_divn 01040 10000000:00000080 10000001:00000080 10000401:00000080 8a000801:00000000 10400001:00000000 8f800002:00000000 0fc00000:00000080 108487ee:00000080 +[FPCONF] D h_divn 01048 0faaaaab:00000080 18000000:00000080 18a00001:00000000 18400002:00000080 97800002:00000000 18000000:00000080 8c000000:00000000 18200001:00000080 +[FPCONF] D h_divn 01056 10000400:00000000 10000401:00000080 10000800:00000080 8a400800:00000000 10400800:00000000 8f801000:00000000 0fc00400:00000000 10848e36:00000080 +[FPCONF] D h_divn 01064 0faaad55:00000080 18000400:00000080 18a00800:00000000 18400801:00000080 97801000:00000000 18000400:00000000 91800000:00000000 18200600:00000000 +[FPCONF] D h_divn 01072 8a000000:00000000 8a000801:00000000 8a400800:00000000 10001001:00000000 8f802000:00000000 10401000:00000000 0effe000:00000000 900928fd:00000080 +[FPCONF] D h_divn 01080 0f2aa000:00000080 91fff7ff:00000000 98402000:00000000 97802002:00000080 18401000:00000000 92000000:00000000 18000800:00000000 97003000:00000000 +[FPCONF] D h_divn 01088 10400000:00000000 10400001:00000000 10400800:00000000 8f802000:00000000 10a00000:00000000 90400000:00000000 10000000:00000000 10e90fdb:00000000 +[FPCONF] D h_divn 01096 0fd55556:00000080 18400000:00000080 19100000:00000000 18a00001:00000000 98400000:00000000 18400000:00000000 97800000:00000000 18800000:00000000 +[FPCONF] D h_divn 01104 8f800000:00000000 8f800002:00000000 8f801000:00000000 10401000:00000000 90400000:00000000 10a00000:00000000 00000000:00000000 90a90fdb:00000000 +[FPCONF] D h_divn 01112 0eaaaaaa:00000000 977ffffe:00000000 98e00000:00000000 98400002:00000000 18a00000:00000000 97800000:00000000 18400000:00000000 98000000:00000000 +[FPCONF] D h_divn 01120 0fc00000:00000000 0fc00000:00000080 0fc00400:00000000 0effe000:00000000 10000000:00000000 00000000:00000000 0fa00000:00000000 102487ee:00000080 +[FPCONF] D h_divn 01128 0f955555:00000080 17c00000:00000080 18400000:00000000 18000000:00000080 00000000:00000000 17c00000:00000000 17000000:00000000 17e00000:00000000 +[FPCONF] D h_divn 01136 108487ee:00000080 108487ee:00000080 10848e36:00000080 900928fd:00000080 10e90fdb:00000000 90a90fdb:00000000 102487ee:00000080 112de9e7:00000080 +[FPCONF] D h_divn 01144 10030549:00000080 188487ed:00000080 19590fdb:00000000 18e90fdd:00000080 98a90fdb:00000000 188487ee:00000080 98090fdb:00000000 18b6cbe4:00000080 +[FPCONF] D h_divn 01152 0faaaaab:00000080 0faaaaab:00000080 0faaad55:00000080 0f2aa000:00000080 0fd55556:00000080 0eaaaaaa:00000000 0f955555:00000080 10030549:00000080 +[FPCONF] D h_divn 01160 0f8e38e4:00000080 17aaaaab:00000080 18155556:00000080 17d55556:00000080 16aaaaaa:00000000 17aaaaab:00000080 172aaaaa:00000080 17c00000:00000080 +[FPCONF] D h_divn 01168 4f7fffff:00000080 4f800000:00000080 4f8007ff:00000080 cf800fff:00000080 4fffffff:00000080 cfffffff:00000080 4effffff:00000080 50490fda:00000080 +[FPCONF] D h_divn 01176 4eaaaaaa:00000080 577ffffe:00000080 587fffff:00000080 58000000:00000080 d7ffffff:00000080 577fffff:00000080 d77fffff:00000080 57bfffff:00000080 +[FPCONF] D h_divn 01184 0f800000:00000080 0f800000:00000080 0f800000:00000080 0f800000:00000080 0f800000:00000080 0f800000:00000080 0f800000:00000080 0f800000:00000080 +[FPCONF] D h_divn 01192 0f800000:00000080 17800000:00000080 17800000:00000080 17800000:00000080 17800000:00000080 17800000:00000080 17800000:00000080 17800000:00000080 +[FPCONF] D h_divn 01200 0f800000:00000080 0f800000:00000080 0f800000:00000080 0f800000:00000080 0f800000:00000080 0f800000:00000080 0f800000:00000080 0f800000:00000080 +[FPCONF] D h_divn 01208 0f800000:00000080 17800000:00000080 17800000:00000080 17800000:00000080 17800000:00000080 17800000:00000080 17800000:00000080 17800000:00000080 +[FPCONF] D h_divn 01216 0f800000:00000000 0f800000:00000000 0f800000:00000000 0f800000:00000000 0f800000:00000000 0f800000:00000000 0f800000:00000000 0f800000:00000000 +[FPCONF] D h_divn 01224 0f800000:00000000 17800000:00000000 17800000:00000000 17800000:00000000 17800000:00000000 17800000:00000000 17800000:00000000 17800000:00000000 +[FPCONF] D h_divn 01232 4f800000:00000080 4f800001:00000080 4f800800:00000080 cf801000:00000080 50000000:00000080 d0000000:00000080 4f000000:00000080 50490fdb:00000080 +[FPCONF] D h_divn 01240 4eaaaaab:00000080 577fffff:00000080 58800000:00000080 58000001:00000080 d8000000:00000080 57800000:00000080 d7800000:00000080 57c00000:00000080 +[FPCONF] D h_divn 01248 cf800000:00000080 cf800001:00000080 cf800800:00000080 4f801000:00000080 d0000000:00000080 50000000:00000080 cf000000:00000080 d0490fdb:00000080 +[FPCONF] D h_divn 01256 ceaaaaab:00000080 d77fffff:00000080 d8800000:00000080 d8000001:00000080 58000000:00000080 d7800000:00000080 57800000:00000080 d7c00000:00000080 +[FPCONF] D h_divn 01264 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_divn 01272 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_divn 01280 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01288 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01296 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01304 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01312 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01320 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01328 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 +[FPCONF] D h_divn 01336 00000000:00000180 00000000:00000180 80000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 +[FPCONF] D h_divn 01344 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01352 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01360 80000000:00000180 80000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 +[FPCONF] D h_divn 01368 00000000:00000180 80000000:00000180 80000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 +[FPCONF] D h_divn 01376 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01384 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01392 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01400 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01408 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01416 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01424 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01432 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01440 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01448 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01456 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01464 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01472 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01480 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01488 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01496 00000000:00000180 00000000:00000180 00000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 +[FPCONF] D h_divn 01504 80000000:00000180 80000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 80000000:00000180 +[FPCONF] D h_divn 01512 80000000:00000180 80000000:00000180 80000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 00000000:00000180 80000000:00000180 +[FPCONF] D h_divn 01520 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 +[FPCONF] D h_divn 01528 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 7fc00000:00000180 +[FPCONF] DIGEST h_divn 0xc631d422 rows=1536 +[FPCONF] END family=h_divn count=1536 +[FPCONF] FAMILY h_madd label=H count=1536 of=1536 +[FPCONF] D h_madd 00000 3f800000:00000000 3f800001:00000000 3f800800:00000000 bf801000:00000000 40000000:00000000 c0000000:00000000 3f000000:00000000 40490fdb:00000000 +[FPCONF] D h_madd 00008 3eaaaaab:00000000 7f7fffff:00000000 00800000:00000000 00000001:00000000 00000000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00016 3f800001:00000000 3f800002:00000080 3f800801:00000080 bf801001:00000080 40000001:00000000 c0000001:00000000 3f000001:00000000 40490fdd:00000080 +[FPCONF] D h_madd 00024 3eaaaaac:00000080 7f800000:00000280 00800001:00000000 00000001:00000180 00000000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00032 3f800800:00000000 3f800801:00000080 3f801000:00000080 bf801801:00000000 40000800:00000000 c0000800:00000000 3f000800:00000000 40491c6c:00000080 +[FPCONF] D h_madd 00040 3eaab556:00000080 7f800000:00000280 00800800:00000000 00000001:00000180 00000000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00048 bf801000:00000000 bf801001:00000080 bf801801:00000000 3f802002:00000000 c0001000:00000000 40001000:00000000 bf001000:00000000 c04928fd:00000080 +[FPCONF] D h_madd 00056 beaac000:00000080 ff800000:00000280 80801000:00000000 80000001:00000180 00000000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00064 40000000:00000000 40000001:00000000 40000800:00000000 c0001000:00000000 40800000:00000000 c0800000:00000000 3f800000:00000000 40c90fdb:00000000 +[FPCONF] D h_madd 00072 3f2aaaab:00000000 7f800000:00000280 01000000:00000000 00000002:00000000 00000000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00080 c0000000:00000000 c0000001:00000000 c0000800:00000000 40001000:00000000 c0800000:00000000 40800000:00000000 bf800000:00000000 c0c90fdb:00000000 +[FPCONF] D h_madd 00088 bf2aaaab:00000000 ff800000:00000280 81000000:00000000 80000002:00000000 00000000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00096 3f000000:00000000 3f000001:00000000 3f000800:00000000 bf001000:00000000 3f800000:00000000 bf800000:00000000 3e800000:00000000 3fc90fdb:00000000 +[FPCONF] D h_madd 00104 3e2aaaab:00000000 7effffff:00000000 00400000:00000000 00000000:00000180 00000000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00112 40490fdb:00000000 40490fdd:00000080 40491c6c:00000080 c04928fd:00000080 40c90fdb:00000000 c0c90fdb:00000000 3fc90fdb:00000000 411de9e7:00000080 +[FPCONF] D h_madd 00120 3f860a92:00000080 7f800000:00000280 01490fdb:00000000 00000003:00000180 00000000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00128 3eaaaaab:00000000 3eaaaaac:00000080 3eaab556:00000080 beaac000:00000080 3f2aaaab:00000000 bf2aaaab:00000000 3e2aaaab:00000000 3f860a92:00000080 +[FPCONF] D h_madd 00136 3de38e3a:00000080 7eaaaaaa:00000080 002aaaab:00000180 00000000:00000180 00000000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00144 7f7fffff:00000000 7f800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7effffff:00000000 7f800000:00000280 +[FPCONF] D h_madd 00152 7eaaaaaa:00000080 7f800000:00000280 407fffff:00000000 34ffffff:00000000 00000000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00160 00800000:00000000 00800001:00000000 00800800:00000000 80801000:00000000 01000000:00000000 81000000:00000000 00400000:00000000 01490fdb:00000000 +[FPCONF] D h_madd 00168 002aaaab:00000180 407fffff:00000000 00000000:00000180 00000000:00000180 00000000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00176 00000001:00000000 00000001:00000180 00000001:00000180 80000001:00000180 00000002:00000000 80000002:00000000 00000000:00000180 00000003:00000180 +[FPCONF] D h_madd 00184 00000000:00000180 34ffffff:00000000 00000000:00000180 00000000:00000180 00000000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00192 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 +[FPCONF] D h_madd 00200 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 00000000:00000000 7fc00000:00000800 7fc00000:00000800 7fc00000:00000000 +[FPCONF] D h_madd 00208 7f800000:00000000 7f800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 7f800000:00000000 +[FPCONF] D h_madd 00216 7f800000:00000000 7f800000:00000000 7f800000:00000000 7f800000:00000000 7fc00000:00000800 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00224 ff800000:00000000 ff800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 ff800000:00000000 +[FPCONF] D h_madd 00232 ff800000:00000000 ff800000:00000000 ff800000:00000000 ff800000:00000000 7fc00000:00000800 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00240 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00248 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00256 40000000:00000000 40000000:00000080 40000400:00000000 ba000000:00000000 40400000:00000000 bf800000:00000000 3fc00000:00000000 408487ee:00000080 +[FPCONF] D h_madd 00264 3faaaaab:00000080 7f7fffff:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00272 40000000:00000080 40000001:00000080 40000401:00000080 ba000801:00000000 40400001:00000000 bf800002:00000000 3fc00000:00000080 408487ee:00000080 +[FPCONF] D h_madd 00280 3faaaaab:00000080 7f800000:00000280 3f800000:00000080 3f800000:00000080 3f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00288 40000400:00000000 40000401:00000080 40000800:00000080 ba400800:00000000 40400800:00000000 bf801000:00000000 3fc00400:00000000 40848e36:00000080 +[FPCONF] D h_madd 00296 3faaad55:00000080 7f800000:00000280 3f800000:00000080 3f800000:00000080 3f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00304 ba000000:00000000 ba000801:00000000 ba400800:00000000 40001001:00000000 bf802000:00000000 40401000:00000000 3effe000:00000000 c00928fd:00000080 +[FPCONF] D h_madd 00312 3f2aa000:00000080 ff800000:00000280 3f800000:00000080 3f800000:00000080 3f800000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00320 40400000:00000000 40400001:00000000 40400800:00000000 bf802000:00000000 40a00000:00000000 c0400000:00000000 40000000:00000000 40e90fdb:00000000 +[FPCONF] D h_madd 00328 3fd55556:00000080 7f800000:00000280 3f800000:00000080 3f800000:00000080 3f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00336 bf800000:00000000 bf800002:00000000 bf801000:00000000 40401000:00000000 c0400000:00000000 40a00000:00000000 00000000:00000000 c0a90fdb:00000000 +[FPCONF] D h_madd 00344 3eaaaaaa:00000000 ff800000:00000280 3f800000:00000080 3f800000:00000080 3f800000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00352 3fc00000:00000000 3fc00000:00000080 3fc00400:00000000 3effe000:00000000 40000000:00000000 00000000:00000000 3fa00000:00000000 402487ee:00000080 +[FPCONF] D h_madd 00360 3f955555:00000080 7effffff:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00368 408487ee:00000080 408487ee:00000080 40848e36:00000080 c00928fd:00000080 40e90fdb:00000000 c0a90fdb:00000000 402487ee:00000080 412de9e7:00000080 +[FPCONF] D h_madd 00376 40030549:00000080 7f800000:00000280 3f800000:00000080 3f800000:00000080 3f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00384 3faaaaab:00000080 3faaaaab:00000080 3faaad55:00000080 3f2aa000:00000080 3fd55556:00000080 3eaaaaaa:00000000 3f955555:00000080 40030549:00000080 +[FPCONF] D h_madd 00392 3f8e38e4:00000080 7eaaaaaa:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00400 7f7fffff:00000080 7f800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7effffff:00000080 7f800000:00000280 +[FPCONF] D h_madd 00408 7eaaaaaa:00000080 7f800000:00000280 40a00000:00000080 3f800004:00000080 3f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00416 3f800000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000080 +[FPCONF] D h_madd 00424 3f800000:00000080 40a00000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00432 3f800000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000080 +[FPCONF] D h_madd 00440 3f800000:00000080 3f800004:00000080 3f800000:00000080 3f800000:00000080 3f800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00448 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 +[FPCONF] D h_madd 00456 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 3f800000:00000000 7fc00000:00000800 7fc00000:00000800 7fc00000:00000000 +[FPCONF] D h_madd 00464 7f800000:00000000 7f800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 7f800000:00000000 +[FPCONF] D h_madd 00472 7f800000:00000000 7f800000:00000000 7f800000:00000000 7f800000:00000000 7fc00000:00000800 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00480 ff800000:00000000 ff800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 ff800000:00000000 +[FPCONF] D h_madd 00488 ff800000:00000000 ff800000:00000000 ff800000:00000000 ff800000:00000000 7fc00000:00000800 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00496 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00504 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00512 00000000:00000000 34000000:00000000 39800000:00000000 c0000800:00000000 3f800000:00000000 c0400000:00000000 bf000000:00000000 40090fdb:00000000 +[FPCONF] D h_madd 00520 bf2aaaaa:00000080 7f7fffff:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00528 34000000:00000000 34800000:00000080 39801001:00000000 c0000801:00000080 3f800002:00000000 c0400001:00000000 befffffe:00000000 40090fdd:00000080 +[FPCONF] D h_madd 00536 bf2aaaaa:00000080 7f800000:00000280 bf800000:00000080 bf800000:00000080 bf800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00544 39800000:00000000 39801001:00000000 3a000400:00000000 c0000c00:00000080 3f801000:00000000 c0400800:00000000 befff000:00000000 40091c6c:00000080 +[FPCONF] D h_madd 00552 bf2aa555:00000080 7f800000:00000280 bf800000:00000080 bf800000:00000080 bf800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00560 c0000800:00000000 c0000801:00000080 c0000c00:00000080 3a800800:00000000 c0401000:00000000 3f802000:00000000 bfc00800:00000000 c084947e:00000080 +[FPCONF] D h_madd 00568 bfaab000:00000080 ff800000:00000280 bf800000:00000080 bf800000:00000080 bf800000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00576 3f800000:00000000 3f800002:00000000 3f801000:00000000 c0401000:00000000 40400000:00000000 c0a00000:00000000 00000000:00000000 40a90fdb:00000000 +[FPCONF] D h_madd 00584 beaaaaaa:00000000 7f800000:00000280 bf800000:00000080 bf800000:00000080 bf800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00592 c0400000:00000000 c0400001:00000000 c0400800:00000000 3f802000:00000000 c0a00000:00000000 40400000:00000000 c0000000:00000000 c0e90fdb:00000000 +[FPCONF] D h_madd 00600 bfd55556:00000080 ff800000:00000280 bf800000:00000080 bf800000:00000080 bf800000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00608 bf000000:00000000 befffffe:00000000 befff000:00000000 bfc00800:00000000 00000000:00000000 c0000000:00000000 bf400000:00000000 3f121fb6:00000000 +[FPCONF] D h_madd 00616 bf555555:00000080 7effffff:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00624 40090fdb:00000000 40090fdd:00000080 40091c6c:00000080 c084947e:00000080 40a90fdb:00000000 c0e90fdb:00000000 3f121fb6:00000000 410de9e7:00000080 +[FPCONF] D h_madd 00632 3d415248:00000080 7f800000:00000280 bf800000:00000080 bf800000:00000080 bf800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00640 bf2aaaaa:00000080 bf2aaaaa:00000080 bf2aa555:00000080 bfaab000:00000080 beaaaaaa:00000000 bfd55556:00000080 bf555555:00000080 3d415248:00000080 +[FPCONF] D h_madd 00648 bf638e39:00000080 7eaaaaaa:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00656 7f7fffff:00000080 7f800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7effffff:00000080 7f800000:00000280 +[FPCONF] D h_madd 00664 7eaaaaaa:00000080 7f800000:00000280 403fffff:00000000 bf7ffff8:00000080 bf800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00672 bf800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 +[FPCONF] D h_madd 00680 bf800000:00000080 403fffff:00000000 bf800000:00000080 bf800000:00000080 bf800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00688 bf800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000080 +[FPCONF] D h_madd 00696 bf800000:00000080 bf7ffff8:00000080 bf800000:00000080 bf800000:00000080 bf800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00704 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 +[FPCONF] D h_madd 00712 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 bf800000:00000000 7fc00000:00000800 7fc00000:00000800 7fc00000:00000000 +[FPCONF] D h_madd 00720 7f800000:00000000 7f800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 7f800000:00000000 +[FPCONF] D h_madd 00728 7f800000:00000000 7f800000:00000000 7f800000:00000000 7f800000:00000000 7fc00000:00000800 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00736 ff800000:00000000 ff800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 ff800000:00000000 +[FPCONF] D h_madd 00744 ff800000:00000000 ff800000:00000000 ff800000:00000000 ff800000:00000000 7fc00000:00000800 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00752 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00760 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00768 40000000:00000080 40000001:00000000 40000400:00000080 b9fff000:00000000 40400000:00000080 bf7ffffe:00000000 3fc00001:00000000 408487ee:00000080 +[FPCONF] D h_madd 00776 3faaaaac:00000080 7f7fffff:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00784 40000001:00000000 40000002:00000080 40000401:00000080 ba000001:00000000 40400002:00000080 bf800001:00000000 3fc00002:00000080 408487ef:00000080 +[FPCONF] D h_madd 00792 3faaaaac:00000080 7f800000:00000280 3f800001:00000080 3f800001:00000080 3f800001:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00800 40000400:00000080 40000401:00000080 40000801:00000080 ba400000:00000000 40400800:00000080 bf800fff:00000000 3fc00401:00000000 40848e36:00000080 +[FPCONF] D h_madd 00808 3faaad56:00000080 7f800000:00000280 3f800001:00000080 3f800001:00000080 3f800001:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00816 b9fff000:00000000 ba000001:00000000 ba400000:00000000 40001002:00000080 bf801fff:00000000 40401000:00000080 3effe004:00000000 c00928fc:00000080 +[FPCONF] D h_madd 00824 3f2aa002:00000080 ff800000:00000280 3f800001:00000080 3f800001:00000080 3f800001:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00832 40400000:00000080 40400002:00000080 40400800:00000080 bf801fff:00000000 40a00000:00000080 c0400000:00000080 40000000:00000080 40e90fdb:00000080 +[FPCONF] D h_madd 00840 3fd55556:00000080 7f800000:00000280 3f800001:00000080 3f800001:00000080 3f800001:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00848 bf7ffffe:00000000 bf800001:00000000 bf800fff:00000000 40401000:00000080 c0400000:00000080 40a00000:00000080 34000000:00000000 c0a90fdb:00000080 +[FPCONF] D h_madd 00856 3eaaaaae:00000000 ff800000:00000280 3f800001:00000080 3f800001:00000080 3f800001:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00864 3fc00001:00000000 3fc00002:00000080 3fc00401:00000000 3effe004:00000000 40000000:00000080 34000000:00000000 3fa00001:00000000 402487ee:00000000 +[FPCONF] D h_madd 00872 3f955556:00000080 7effffff:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00880 408487ee:00000080 408487ef:00000080 40848e36:00000080 c00928fc:00000080 40e90fdb:00000080 c0a90fdb:00000080 402487ee:00000000 412de9e7:00000080 +[FPCONF] D h_madd 00888 4003054a:00000080 7f800000:00000280 3f800001:00000080 3f800001:00000080 3f800001:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00896 3faaaaac:00000080 3faaaaac:00000080 3faaad56:00000080 3f2aa002:00000080 3fd55556:00000080 3eaaaaae:00000000 3f955556:00000080 4003054a:00000080 +[FPCONF] D h_madd 00904 3f8e38e5:00000080 7eaaaaaa:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00912 7f7fffff:00000080 7f800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7effffff:00000080 7f800000:00000280 +[FPCONF] D h_madd 00920 7eaaaaaa:00000080 7f800000:00000280 40a00000:00000080 3f800005:00000080 3f800001:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00928 3f800001:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000080 +[FPCONF] D h_madd 00936 3f800001:00000080 40a00000:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00944 3f800001:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000080 +[FPCONF] D h_madd 00952 3f800001:00000080 3f800005:00000080 3f800001:00000080 3f800001:00000080 3f800001:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00960 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 +[FPCONF] D h_madd 00968 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 3f800001:00000000 7fc00000:00000800 7fc00000:00000800 7fc00000:00000000 +[FPCONF] D h_madd 00976 7f800000:00000000 7f800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 7f800000:00000000 +[FPCONF] D h_madd 00984 7f800000:00000000 7f800000:00000000 7f800000:00000000 7f800000:00000000 7fc00000:00000800 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 00992 ff800000:00000000 ff800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 ff800000:00000000 +[FPCONF] D h_madd 01000 ff800000:00000000 ff800000:00000000 ff800000:00000000 ff800000:00000000 7fc00000:00000800 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01008 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01016 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01024 3f800000:00000080 3f800002:00000080 3f800800:00000080 bf801000:00000080 40000000:00000080 c0000000:00000080 3f000001:00000000 40490fdb:00000080 +[FPCONF] D h_madd 01032 3eaaaaad:00000000 7f7fffff:00000080 33800000:00000080 33800000:00000080 33800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01040 3f800002:00000080 3f800003:00000080 3f800802:00000080 bf801001:00000080 40000001:00000080 c0000001:00000080 3f000002:00000000 40490fdd:00000080 +[FPCONF] D h_madd 01048 3eaaaaae:00000080 7f800000:00000280 33800000:00000080 33800000:00000080 33800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01056 3f800800:00000080 3f800802:00000080 3f801001:00000000 bf801800:00000080 40000800:00000080 c0000800:00000080 3f000801:00000000 40491c6c:00000080 +[FPCONF] D h_madd 01064 3eaab558:00000080 7f800000:00000280 33800000:00000080 33800000:00000080 33800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01072 bf801000:00000080 bf801001:00000080 bf801800:00000080 3f802002:00000080 c0001000:00000080 40001000:00000080 bf000fff:00000000 c04928fd:00000080 +[FPCONF] D h_madd 01080 beaabffe:00000080 ff800000:00000280 33800000:00000080 33800000:00000080 33800000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01088 40000000:00000080 40000001:00000080 40000800:00000080 c0001000:00000080 40800000:00000080 c0800000:00000080 3f800000:00000080 40c90fdb:00000080 +[FPCONF] D h_madd 01096 3f2aaaac:00000000 7f800000:00000280 33800000:00000080 33800000:00000080 33800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01104 c0000000:00000080 c0000001:00000080 c0000800:00000080 40001000:00000080 c0800000:00000080 40800000:00000080 bf7fffff:00000000 c0c90fdb:00000080 +[FPCONF] D h_madd 01112 bf2aaaaa:00000000 ff800000:00000280 33800000:00000080 33800000:00000080 33800000:00000000 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01120 3f000001:00000000 3f000002:00000000 3f000801:00000000 bf000fff:00000000 3f800000:00000080 bf7fffff:00000000 3e800002:00000000 3fc90fdc:00000080 +[FPCONF] D h_madd 01128 3e2aaaaf:00000000 7effffff:00000080 33800000:00000080 33800000:00000080 33800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01136 40490fdb:00000080 40490fdd:00000080 40491c6c:00000080 c04928fd:00000080 40c90fdb:00000080 c0c90fdb:00000080 3fc90fdc:00000080 411de9e7:00000080 +[FPCONF] D h_madd 01144 3f860a93:00000080 7f800000:00000280 33800000:00000080 33800000:00000080 33800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01152 3eaaaaad:00000000 3eaaaaae:00000080 3eaab558:00000080 beaabffe:00000080 3f2aaaac:00000000 bf2aaaaa:00000000 3e2aaaaf:00000000 3f860a93:00000080 +[FPCONF] D h_madd 01160 3de38e42:00000080 7eaaaaaa:00000080 33800000:00000080 33800000:00000080 33800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01168 7f7fffff:00000080 7f800000:00000280 7f800000:00000280 ff800000:00000280 7f800000:00000280 ff800000:00000280 7effffff:00000080 7f800000:00000280 +[FPCONF] D h_madd 01176 7eaaaaaa:00000080 7f800000:00000280 407fffff:00000080 35100000:00000080 33800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01184 33800000:00000080 33800000:00000080 33800000:00000080 33800000:00000080 33800000:00000080 33800000:00000080 33800000:00000080 33800000:00000080 +[FPCONF] D h_madd 01192 33800000:00000080 407fffff:00000080 33800000:00000080 33800000:00000080 33800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01200 33800000:00000080 33800000:00000080 33800000:00000080 33800000:00000080 33800000:00000080 33800000:00000080 33800000:00000080 33800000:00000080 +[FPCONF] D h_madd 01208 33800000:00000080 35100000:00000080 33800000:00000080 33800000:00000080 33800000:00000000 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01216 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 +[FPCONF] D h_madd 01224 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 33800000:00000000 7fc00000:00000800 7fc00000:00000800 7fc00000:00000000 +[FPCONF] D h_madd 01232 7f800000:00000000 7f800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 7f800000:00000000 +[FPCONF] D h_madd 01240 7f800000:00000000 7f800000:00000000 7f800000:00000000 7f800000:00000000 7fc00000:00000800 7f800000:00000000 ff800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01248 ff800000:00000000 ff800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 7f800000:00000000 ff800000:00000000 ff800000:00000000 +[FPCONF] D h_madd 01256 ff800000:00000000 ff800000:00000000 ff800000:00000000 ff800000:00000000 7fc00000:00000800 ff800000:00000000 7f800000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01264 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01272 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01280 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01288 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01296 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01304 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01312 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01320 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01328 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01336 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01344 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01352 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01360 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01368 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01376 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01384 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01392 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01400 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01408 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01416 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01424 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01432 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01440 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01448 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01456 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01464 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01472 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01480 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000800 7fc00000:00000800 7fc00000:00000000 +[FPCONF] D h_madd 01488 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01496 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000800 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01504 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01512 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000800 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01520 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] D h_madd 01528 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 7fc00000:00000000 +[FPCONF] DIGEST h_madd 0x146ce644 rows=1536 +[FPCONF] END family=h_madd count=1536 +[FPCONF] END-ALL helpers=8 vectors=5328 +[FPCONF] done diff --git a/lp-xt/lp-xt-emu/tests/fixtures/fp/captures/tables.txt b/lp-xt/lp-xt-emu/tests/fixtures/fp/captures/tables.txt new file mode 100644 index 000000000..b1cc1284c --- /dev/null +++ b/lp-xt/lp-xt-emu/tests/fixtures/fp/captures/tables.txt @@ -0,0 +1,1705 @@ +[FPCONF] BEGIN +[FPCONF] build commit=4e7a3da28728 dirty=false profile=release-esp32s3 +[FPCONF] chip=esp32s3 arch=xtensa +[FPCONF] cpenable before=0x000000ff after=0x00000001 +[FPCONF] fcr-reset=0x00000000 fsr-reset=0x00000000 +[FPCONF] fingerprint=0xa0a36dc3 total=5630 +[FPCONF] mode=tables family=all limit=0 +[FPCONF] plan F1 rounding count=2592 +[FPCONF] plan F2 nan_payload count=658 +[FPCONF] plan F3 denormal count=350 +[FPCONF] plan F4 signed_zero count=206 +[FPCONF] plan F5 div_sqrt count=1296 +[FPCONF] plan F6 convert count=528 +[FPCONF] TABLE op=recip0.s exp=0 sign=0 significand-bits=23 +[FPCONF] T recip0.s 00000 00000000:00200000:7f800000 00200000:00004000:7f7f0000 00204000:00004000:7f7d0000 00208000:00004000:7f7b0000 0020c000:00004000:7f790000 00210000:00004000:7f770000 00214000:00004000:7f750000 00218000:00004000:7f740000 +[FPCONF] T recip0.s 00000 0021c000:00004000:7f720000 00220000:00004000:7f700000 00224000:00004000:7f6e0000 00228000:00004000:7f6d0000 0022c000:00004000:7f6b0000 00230000:00004000:7f690000 00234000:00004000:7f680000 00238000:00004000:7f660000 +[FPCONF] T recip0.s 00000 0023c000:00004000:7f640000 00240000:00004000:7f630000 00244000:00004000:7f610000 00248000:00004000:7f600000 0024c000:00004000:7f5e0000 00250000:00004000:7f5d0000 00254000:00004000:7f5b0000 00258000:00004000:7f5a0000 +[FPCONF] T recip0.s 00000 0025c000:00004000:7f580000 00260000:00004000:7f570000 00264000:00004000:7f550000 00268000:00004000:7f540000 0026c000:00004000:7f530000 00270000:00004000:7f510000 00274000:00004000:7f500000 00278000:00004000:7f4f0000 +[FPCONF] T recip0.s 00000 0027c000:00004000:7f4d0000 00280000:00004000:7f4c0000 00284000:00004000:7f4b0000 00288000:00004000:7f4a0000 0028c000:00004000:7f480000 00290000:00004000:7f470000 00294000:00004000:7f460000 00298000:00004000:7f450000 +[FPCONF] T recip0.s 00000 0029c000:00004000:7f440000 002a0000:00004000:7f420000 002a4000:00004000:7f410000 002a8000:00004000:7f400000 002ac000:00004000:7f3f0000 002b0000:00004000:7f3e0000 002b4000:00004000:7f3d0000 002b8000:00004000:7f3c0000 +[FPCONF] T recip0.s 00000 002bc000:00004000:7f3b0000 002c0000:00004000:7f3a0000 002c4000:00004000:7f390000 002c8000:00004000:7f380000 002cc000:00004000:7f370000 002d0000:00004000:7f360000 002d4000:00004000:7f350000 002d8000:00004000:7f340000 +[FPCONF] T recip0.s 00000 002dc000:00004000:7f330000 002e0000:00004000:7f320000 002e4000:00004000:7f310000 002e8000:00004000:7f300000 002ec000:00004000:7f2f0000 002f0000:00004000:7f2e0000 002f4000:00004000:7f2d0000 002f8000:00004000:7f2c0000 +[FPCONF] T recip0.s 00000 002fc000:00004000:7f2b0000 00300000:00004000:7f2a0000 00304000:00004000:7f290000 00308000:00008000:7f280000 00310000:00004000:7f270000 00314000:00004000:7f260000 00318000:00004000:7f250000 0031c000:00004000:7f240000 +[FPCONF] T recip0.s 00000 00320000:00008000:7f230000 00328000:00004000:7f220000 0032c000:00004000:7f210000 00330000:00004000:7f200000 00334000:00008000:7f1f0000 0033c000:00004000:7f1e0000 00340000:00004000:7f1d0000 00344000:00008000:7f1c0000 +[FPCONF] T recip0.s 00000 0034c000:00004000:7f1b0000 00350000:00004000:7f1a0000 00354000:00008000:7f190000 0035c000:00004000:7f180000 00360000:00008000:7f170000 00368000:00004000:7f160000 0036c000:00008000:7f150000 00374000:00004000:7f140000 +[FPCONF] T recip0.s 00000 00378000:00008000:7f130000 00380000:00004000:7f120000 00384000:00008000:7f110000 0038c000:00004000:7f100000 00390000:00008000:7f0f0000 00398000:00008000:7f0e0000 003a0000:00004000:7f0d0000 003a4000:00008000:7f0c0000 +[FPCONF] T recip0.s 00000 003ac000:00008000:7f0b0000 003b4000:00004000:7f0a0000 003b8000:00008000:7f090000 003c0000:00008000:7f080000 003c8000:00008000:7f070000 003d0000:00004000:7f060000 003d4000:00008000:7f050000 003dc000:00008000:7f040000 +[FPCONF] T recip0.s 00000 003e4000:00008000:7f030000 003ec000:00008000:7f020000 003f4000:0000c000:7f010000 00400000:00008000:7eff0000 00408000:00008000:7efd0000 00410000:00008000:7efb0000 00418000:00008000:7ef90000 00420000:00008000:7ef70000 +[FPCONF] T recip0.s 00000 00428000:00008000:7ef50000 00430000:00008000:7ef40000 00438000:00008000:7ef20000 00440000:00008000:7ef00000 00448000:00008000:7eee0000 00450000:00008000:7eed0000 00458000:00008000:7eeb0000 00460000:00008000:7ee90000 +[FPCONF] T recip0.s 00000 00468000:00008000:7ee80000 00470000:00008000:7ee60000 00478000:00008000:7ee40000 00480000:00008000:7ee30000 00488000:00008000:7ee10000 00490000:00008000:7ee00000 00498000:00008000:7ede0000 004a0000:00008000:7edd0000 +[FPCONF] T recip0.s 00000 004a8000:00008000:7edb0000 004b0000:00008000:7eda0000 004b8000:00008000:7ed80000 004c0000:00008000:7ed70000 004c8000:00008000:7ed50000 004d0000:00008000:7ed40000 004d8000:00008000:7ed30000 004e0000:00008000:7ed10000 +[FPCONF] T recip0.s 00000 004e8000:00008000:7ed00000 004f0000:00008000:7ecf0000 004f8000:00008000:7ecd0000 00500000:00008000:7ecc0000 00508000:00008000:7ecb0000 00510000:00008000:7eca0000 00518000:00008000:7ec80000 00520000:00008000:7ec70000 +[FPCONF] T recip0.s 00000 00528000:00008000:7ec60000 00530000:00008000:7ec50000 00538000:00008000:7ec40000 00540000:00008000:7ec20000 00548000:00008000:7ec10000 00550000:00008000:7ec00000 00558000:00008000:7ebf0000 00560000:00008000:7ebe0000 +[FPCONF] T recip0.s 00000 00568000:00008000:7ebd0000 00570000:00008000:7ebc0000 00578000:00008000:7ebb0000 00580000:00008000:7eba0000 00588000:00008000:7eb90000 00590000:00008000:7eb80000 00598000:00008000:7eb70000 005a0000:00008000:7eb60000 +[FPCONF] T recip0.s 00000 005a8000:00008000:7eb50000 005b0000:00008000:7eb40000 005b8000:00008000:7eb30000 005c0000:00008000:7eb20000 005c8000:00008000:7eb10000 005d0000:00008000:7eb00000 005d8000:00008000:7eaf0000 005e0000:00008000:7eae0000 +[FPCONF] T recip0.s 00000 005e8000:00008000:7ead0000 005f0000:00008000:7eac0000 005f8000:00008000:7eab0000 00600000:00008000:7eaa0000 00608000:00008000:7ea90000 00610000:00010000:7ea80000 00620000:00008000:7ea70000 00628000:00008000:7ea60000 +[FPCONF] T recip0.s 00000 00630000:00008000:7ea50000 00638000:00008000:7ea40000 00640000:00010000:7ea30000 00650000:00008000:7ea20000 00658000:00008000:7ea10000 00660000:00008000:7ea00000 00668000:00010000:7e9f0000 00678000:00008000:7e9e0000 +[FPCONF] T recip0.s 00000 00680000:00008000:7e9d0000 00688000:00010000:7e9c0000 00698000:00008000:7e9b0000 006a0000:00008000:7e9a0000 006a8000:00010000:7e990000 006b8000:00008000:7e980000 006c0000:00010000:7e970000 006d0000:00008000:7e960000 +[FPCONF] T recip0.s 00000 006d8000:00010000:7e950000 006e8000:00008000:7e940000 006f0000:00010000:7e930000 00700000:00008000:7e920000 00708000:00010000:7e910000 00718000:00008000:7e900000 00720000:00010000:7e8f0000 00730000:00010000:7e8e0000 +[FPCONF] T recip0.s 00000 00740000:00008000:7e8d0000 00748000:00010000:7e8c0000 00758000:00010000:7e8b0000 00768000:00008000:7e8a0000 00770000:00010000:7e890000 00780000:00010000:7e880000 00790000:00010000:7e870000 007a0000:00008000:7e860000 +[FPCONF] T recip0.s 00000 007a8000:00010000:7e850000 007b8000:00010000:7e840000 007c8000:00010000:7e830000 007d8000:00010000:7e820000 007e8000:00018000:7e810000 +[FPCONF] END table=recip0.s exp=0 sign=0 runs=213 aborted=0 +[FPCONF] TABLE op=recip0.s exp=1 sign=0 significand-bits=23 +[FPCONF] T recip0.s 00001 00000000:00010000:7e7f0000 00010000:00010000:7e7d0000 00020000:00010000:7e7b0000 00030000:00010000:7e790000 00040000:00010000:7e770000 00050000:00010000:7e750000 00060000:00010000:7e740000 00070000:00010000:7e720000 +[FPCONF] T recip0.s 00001 00080000:00010000:7e700000 00090000:00010000:7e6e0000 000a0000:00010000:7e6d0000 000b0000:00010000:7e6b0000 000c0000:00010000:7e690000 000d0000:00010000:7e680000 000e0000:00010000:7e660000 000f0000:00010000:7e640000 +[FPCONF] T recip0.s 00001 00100000:00010000:7e630000 00110000:00010000:7e610000 00120000:00010000:7e600000 00130000:00010000:7e5e0000 00140000:00010000:7e5d0000 00150000:00010000:7e5b0000 00160000:00010000:7e5a0000 00170000:00010000:7e580000 +[FPCONF] T recip0.s 00001 00180000:00010000:7e570000 00190000:00010000:7e550000 001a0000:00010000:7e540000 001b0000:00010000:7e530000 001c0000:00010000:7e510000 001d0000:00010000:7e500000 001e0000:00010000:7e4f0000 001f0000:00010000:7e4d0000 +[FPCONF] T recip0.s 00001 00200000:00010000:7e4c0000 00210000:00010000:7e4b0000 00220000:00010000:7e4a0000 00230000:00010000:7e480000 00240000:00010000:7e470000 00250000:00010000:7e460000 00260000:00010000:7e450000 00270000:00010000:7e440000 +[FPCONF] T recip0.s 00001 00280000:00010000:7e420000 00290000:00010000:7e410000 002a0000:00010000:7e400000 002b0000:00010000:7e3f0000 002c0000:00010000:7e3e0000 002d0000:00010000:7e3d0000 002e0000:00010000:7e3c0000 002f0000:00010000:7e3b0000 +[FPCONF] T recip0.s 00001 00300000:00010000:7e3a0000 00310000:00010000:7e390000 00320000:00010000:7e380000 00330000:00010000:7e370000 00340000:00010000:7e360000 00350000:00010000:7e350000 00360000:00010000:7e340000 00370000:00010000:7e330000 +[FPCONF] T recip0.s 00001 00380000:00010000:7e320000 00390000:00010000:7e310000 003a0000:00010000:7e300000 003b0000:00010000:7e2f0000 003c0000:00010000:7e2e0000 003d0000:00010000:7e2d0000 003e0000:00010000:7e2c0000 003f0000:00010000:7e2b0000 +[FPCONF] T recip0.s 00001 00400000:00010000:7e2a0000 00410000:00010000:7e290000 00420000:00020000:7e280000 00440000:00010000:7e270000 00450000:00010000:7e260000 00460000:00010000:7e250000 00470000:00010000:7e240000 00480000:00020000:7e230000 +[FPCONF] T recip0.s 00001 004a0000:00010000:7e220000 004b0000:00010000:7e210000 004c0000:00010000:7e200000 004d0000:00020000:7e1f0000 004f0000:00010000:7e1e0000 00500000:00010000:7e1d0000 00510000:00020000:7e1c0000 00530000:00010000:7e1b0000 +[FPCONF] T recip0.s 00001 00540000:00010000:7e1a0000 00550000:00020000:7e190000 00570000:00010000:7e180000 00580000:00020000:7e170000 005a0000:00010000:7e160000 005b0000:00020000:7e150000 005d0000:00010000:7e140000 005e0000:00020000:7e130000 +[FPCONF] T recip0.s 00001 00600000:00010000:7e120000 00610000:00020000:7e110000 00630000:00010000:7e100000 00640000:00020000:7e0f0000 00660000:00020000:7e0e0000 00680000:00010000:7e0d0000 00690000:00020000:7e0c0000 006b0000:00020000:7e0b0000 +[FPCONF] T recip0.s 00001 006d0000:00010000:7e0a0000 006e0000:00020000:7e090000 00700000:00020000:7e080000 00720000:00020000:7e070000 00740000:00010000:7e060000 00750000:00020000:7e050000 00770000:00020000:7e040000 00790000:00020000:7e030000 +[FPCONF] T recip0.s 00001 007b0000:00020000:7e020000 007d0000:00030000:7e010000 +[FPCONF] END table=recip0.s exp=1 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=recip0.s exp=2 sign=0 significand-bits=23 +[FPCONF] T recip0.s 00002 00000000:00010000:7dff0000 00010000:00010000:7dfd0000 00020000:00010000:7dfb0000 00030000:00010000:7df90000 00040000:00010000:7df70000 00050000:00010000:7df50000 00060000:00010000:7df40000 00070000:00010000:7df20000 +[FPCONF] T recip0.s 00002 00080000:00010000:7df00000 00090000:00010000:7dee0000 000a0000:00010000:7ded0000 000b0000:00010000:7deb0000 000c0000:00010000:7de90000 000d0000:00010000:7de80000 000e0000:00010000:7de60000 000f0000:00010000:7de40000 +[FPCONF] T recip0.s 00002 00100000:00010000:7de30000 00110000:00010000:7de10000 00120000:00010000:7de00000 00130000:00010000:7dde0000 00140000:00010000:7ddd0000 00150000:00010000:7ddb0000 00160000:00010000:7dda0000 00170000:00010000:7dd80000 +[FPCONF] T recip0.s 00002 00180000:00010000:7dd70000 00190000:00010000:7dd50000 001a0000:00010000:7dd40000 001b0000:00010000:7dd30000 001c0000:00010000:7dd10000 001d0000:00010000:7dd00000 001e0000:00010000:7dcf0000 001f0000:00010000:7dcd0000 +[FPCONF] T recip0.s 00002 00200000:00010000:7dcc0000 00210000:00010000:7dcb0000 00220000:00010000:7dca0000 00230000:00010000:7dc80000 00240000:00010000:7dc70000 00250000:00010000:7dc60000 00260000:00010000:7dc50000 00270000:00010000:7dc40000 +[FPCONF] T recip0.s 00002 00280000:00010000:7dc20000 00290000:00010000:7dc10000 002a0000:00010000:7dc00000 002b0000:00010000:7dbf0000 002c0000:00010000:7dbe0000 002d0000:00010000:7dbd0000 002e0000:00010000:7dbc0000 002f0000:00010000:7dbb0000 +[FPCONF] T recip0.s 00002 00300000:00010000:7dba0000 00310000:00010000:7db90000 00320000:00010000:7db80000 00330000:00010000:7db70000 00340000:00010000:7db60000 00350000:00010000:7db50000 00360000:00010000:7db40000 00370000:00010000:7db30000 +[FPCONF] T recip0.s 00002 00380000:00010000:7db20000 00390000:00010000:7db10000 003a0000:00010000:7db00000 003b0000:00010000:7daf0000 003c0000:00010000:7dae0000 003d0000:00010000:7dad0000 003e0000:00010000:7dac0000 003f0000:00010000:7dab0000 +[FPCONF] T recip0.s 00002 00400000:00010000:7daa0000 00410000:00010000:7da90000 00420000:00020000:7da80000 00440000:00010000:7da70000 00450000:00010000:7da60000 00460000:00010000:7da50000 00470000:00010000:7da40000 00480000:00020000:7da30000 +[FPCONF] T recip0.s 00002 004a0000:00010000:7da20000 004b0000:00010000:7da10000 004c0000:00010000:7da00000 004d0000:00020000:7d9f0000 004f0000:00010000:7d9e0000 00500000:00010000:7d9d0000 00510000:00020000:7d9c0000 00530000:00010000:7d9b0000 +[FPCONF] T recip0.s 00002 00540000:00010000:7d9a0000 00550000:00020000:7d990000 00570000:00010000:7d980000 00580000:00020000:7d970000 005a0000:00010000:7d960000 005b0000:00020000:7d950000 005d0000:00010000:7d940000 005e0000:00020000:7d930000 +[FPCONF] T recip0.s 00002 00600000:00010000:7d920000 00610000:00020000:7d910000 00630000:00010000:7d900000 00640000:00020000:7d8f0000 00660000:00020000:7d8e0000 00680000:00010000:7d8d0000 00690000:00020000:7d8c0000 006b0000:00020000:7d8b0000 +[FPCONF] T recip0.s 00002 006d0000:00010000:7d8a0000 006e0000:00020000:7d890000 00700000:00020000:7d880000 00720000:00020000:7d870000 00740000:00010000:7d860000 00750000:00020000:7d850000 00770000:00020000:7d840000 00790000:00020000:7d830000 +[FPCONF] T recip0.s 00002 007b0000:00020000:7d820000 007d0000:00030000:7d810000 +[FPCONF] END table=recip0.s exp=2 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=recip0.s exp=60 sign=0 significand-bits=23 +[FPCONF] T recip0.s 00060 00000000:00010000:60ff0000 00010000:00010000:60fd0000 00020000:00010000:60fb0000 00030000:00010000:60f90000 00040000:00010000:60f70000 00050000:00010000:60f50000 00060000:00010000:60f40000 00070000:00010000:60f20000 +[FPCONF] T recip0.s 00060 00080000:00010000:60f00000 00090000:00010000:60ee0000 000a0000:00010000:60ed0000 000b0000:00010000:60eb0000 000c0000:00010000:60e90000 000d0000:00010000:60e80000 000e0000:00010000:60e60000 000f0000:00010000:60e40000 +[FPCONF] T recip0.s 00060 00100000:00010000:60e30000 00110000:00010000:60e10000 00120000:00010000:60e00000 00130000:00010000:60de0000 00140000:00010000:60dd0000 00150000:00010000:60db0000 00160000:00010000:60da0000 00170000:00010000:60d80000 +[FPCONF] T recip0.s 00060 00180000:00010000:60d70000 00190000:00010000:60d50000 001a0000:00010000:60d40000 001b0000:00010000:60d30000 001c0000:00010000:60d10000 001d0000:00010000:60d00000 001e0000:00010000:60cf0000 001f0000:00010000:60cd0000 +[FPCONF] T recip0.s 00060 00200000:00010000:60cc0000 00210000:00010000:60cb0000 00220000:00010000:60ca0000 00230000:00010000:60c80000 00240000:00010000:60c70000 00250000:00010000:60c60000 00260000:00010000:60c50000 00270000:00010000:60c40000 +[FPCONF] T recip0.s 00060 00280000:00010000:60c20000 00290000:00010000:60c10000 002a0000:00010000:60c00000 002b0000:00010000:60bf0000 002c0000:00010000:60be0000 002d0000:00010000:60bd0000 002e0000:00010000:60bc0000 002f0000:00010000:60bb0000 +[FPCONF] T recip0.s 00060 00300000:00010000:60ba0000 00310000:00010000:60b90000 00320000:00010000:60b80000 00330000:00010000:60b70000 00340000:00010000:60b60000 00350000:00010000:60b50000 00360000:00010000:60b40000 00370000:00010000:60b30000 +[FPCONF] T recip0.s 00060 00380000:00010000:60b20000 00390000:00010000:60b10000 003a0000:00010000:60b00000 003b0000:00010000:60af0000 003c0000:00010000:60ae0000 003d0000:00010000:60ad0000 003e0000:00010000:60ac0000 003f0000:00010000:60ab0000 +[FPCONF] T recip0.s 00060 00400000:00010000:60aa0000 00410000:00010000:60a90000 00420000:00020000:60a80000 00440000:00010000:60a70000 00450000:00010000:60a60000 00460000:00010000:60a50000 00470000:00010000:60a40000 00480000:00020000:60a30000 +[FPCONF] T recip0.s 00060 004a0000:00010000:60a20000 004b0000:00010000:60a10000 004c0000:00010000:60a00000 004d0000:00020000:609f0000 004f0000:00010000:609e0000 00500000:00010000:609d0000 00510000:00020000:609c0000 00530000:00010000:609b0000 +[FPCONF] T recip0.s 00060 00540000:00010000:609a0000 00550000:00020000:60990000 00570000:00010000:60980000 00580000:00020000:60970000 005a0000:00010000:60960000 005b0000:00020000:60950000 005d0000:00010000:60940000 005e0000:00020000:60930000 +[FPCONF] T recip0.s 00060 00600000:00010000:60920000 00610000:00020000:60910000 00630000:00010000:60900000 00640000:00020000:608f0000 00660000:00020000:608e0000 00680000:00010000:608d0000 00690000:00020000:608c0000 006b0000:00020000:608b0000 +[FPCONF] T recip0.s 00060 006d0000:00010000:608a0000 006e0000:00020000:60890000 00700000:00020000:60880000 00720000:00020000:60870000 00740000:00010000:60860000 00750000:00020000:60850000 00770000:00020000:60840000 00790000:00020000:60830000 +[FPCONF] T recip0.s 00060 007b0000:00020000:60820000 007d0000:00030000:60810000 +[FPCONF] END table=recip0.s exp=60 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=recip0.s exp=126 sign=0 significand-bits=23 +[FPCONF] T recip0.s 00126 00000000:00010000:3fff0000 00010000:00010000:3ffd0000 00020000:00010000:3ffb0000 00030000:00010000:3ff90000 00040000:00010000:3ff70000 00050000:00010000:3ff50000 00060000:00010000:3ff40000 00070000:00010000:3ff20000 +[FPCONF] T recip0.s 00126 00080000:00010000:3ff00000 00090000:00010000:3fee0000 000a0000:00010000:3fed0000 000b0000:00010000:3feb0000 000c0000:00010000:3fe90000 000d0000:00010000:3fe80000 000e0000:00010000:3fe60000 000f0000:00010000:3fe40000 +[FPCONF] T recip0.s 00126 00100000:00010000:3fe30000 00110000:00010000:3fe10000 00120000:00010000:3fe00000 00130000:00010000:3fde0000 00140000:00010000:3fdd0000 00150000:00010000:3fdb0000 00160000:00010000:3fda0000 00170000:00010000:3fd80000 +[FPCONF] T recip0.s 00126 00180000:00010000:3fd70000 00190000:00010000:3fd50000 001a0000:00010000:3fd40000 001b0000:00010000:3fd30000 001c0000:00010000:3fd10000 001d0000:00010000:3fd00000 001e0000:00010000:3fcf0000 001f0000:00010000:3fcd0000 +[FPCONF] T recip0.s 00126 00200000:00010000:3fcc0000 00210000:00010000:3fcb0000 00220000:00010000:3fca0000 00230000:00010000:3fc80000 00240000:00010000:3fc70000 00250000:00010000:3fc60000 00260000:00010000:3fc50000 00270000:00010000:3fc40000 +[FPCONF] T recip0.s 00126 00280000:00010000:3fc20000 00290000:00010000:3fc10000 002a0000:00010000:3fc00000 002b0000:00010000:3fbf0000 002c0000:00010000:3fbe0000 002d0000:00010000:3fbd0000 002e0000:00010000:3fbc0000 002f0000:00010000:3fbb0000 +[FPCONF] T recip0.s 00126 00300000:00010000:3fba0000 00310000:00010000:3fb90000 00320000:00010000:3fb80000 00330000:00010000:3fb70000 00340000:00010000:3fb60000 00350000:00010000:3fb50000 00360000:00010000:3fb40000 00370000:00010000:3fb30000 +[FPCONF] T recip0.s 00126 00380000:00010000:3fb20000 00390000:00010000:3fb10000 003a0000:00010000:3fb00000 003b0000:00010000:3faf0000 003c0000:00010000:3fae0000 003d0000:00010000:3fad0000 003e0000:00010000:3fac0000 003f0000:00010000:3fab0000 +[FPCONF] T recip0.s 00126 00400000:00010000:3faa0000 00410000:00010000:3fa90000 00420000:00020000:3fa80000 00440000:00010000:3fa70000 00450000:00010000:3fa60000 00460000:00010000:3fa50000 00470000:00010000:3fa40000 00480000:00020000:3fa30000 +[FPCONF] T recip0.s 00126 004a0000:00010000:3fa20000 004b0000:00010000:3fa10000 004c0000:00010000:3fa00000 004d0000:00020000:3f9f0000 004f0000:00010000:3f9e0000 00500000:00010000:3f9d0000 00510000:00020000:3f9c0000 00530000:00010000:3f9b0000 +[FPCONF] T recip0.s 00126 00540000:00010000:3f9a0000 00550000:00020000:3f990000 00570000:00010000:3f980000 00580000:00020000:3f970000 005a0000:00010000:3f960000 005b0000:00020000:3f950000 005d0000:00010000:3f940000 005e0000:00020000:3f930000 +[FPCONF] T recip0.s 00126 00600000:00010000:3f920000 00610000:00020000:3f910000 00630000:00010000:3f900000 00640000:00020000:3f8f0000 00660000:00020000:3f8e0000 00680000:00010000:3f8d0000 00690000:00020000:3f8c0000 006b0000:00020000:3f8b0000 +[FPCONF] T recip0.s 00126 006d0000:00010000:3f8a0000 006e0000:00020000:3f890000 00700000:00020000:3f880000 00720000:00020000:3f870000 00740000:00010000:3f860000 00750000:00020000:3f850000 00770000:00020000:3f840000 00790000:00020000:3f830000 +[FPCONF] T recip0.s 00126 007b0000:00020000:3f820000 007d0000:00030000:3f810000 +[FPCONF] END table=recip0.s exp=126 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=recip0.s exp=127 sign=0 significand-bits=23 +[FPCONF] T recip0.s 00127 00000000:00010000:3f7f0000 00010000:00010000:3f7d0000 00020000:00010000:3f7b0000 00030000:00010000:3f790000 00040000:00010000:3f770000 00050000:00010000:3f750000 00060000:00010000:3f740000 00070000:00010000:3f720000 +[FPCONF] T recip0.s 00127 00080000:00010000:3f700000 00090000:00010000:3f6e0000 000a0000:00010000:3f6d0000 000b0000:00010000:3f6b0000 000c0000:00010000:3f690000 000d0000:00010000:3f680000 000e0000:00010000:3f660000 000f0000:00010000:3f640000 +[FPCONF] T recip0.s 00127 00100000:00010000:3f630000 00110000:00010000:3f610000 00120000:00010000:3f600000 00130000:00010000:3f5e0000 00140000:00010000:3f5d0000 00150000:00010000:3f5b0000 00160000:00010000:3f5a0000 00170000:00010000:3f580000 +[FPCONF] T recip0.s 00127 00180000:00010000:3f570000 00190000:00010000:3f550000 001a0000:00010000:3f540000 001b0000:00010000:3f530000 001c0000:00010000:3f510000 001d0000:00010000:3f500000 001e0000:00010000:3f4f0000 001f0000:00010000:3f4d0000 +[FPCONF] T recip0.s 00127 00200000:00010000:3f4c0000 00210000:00010000:3f4b0000 00220000:00010000:3f4a0000 00230000:00010000:3f480000 00240000:00010000:3f470000 00250000:00010000:3f460000 00260000:00010000:3f450000 00270000:00010000:3f440000 +[FPCONF] T recip0.s 00127 00280000:00010000:3f420000 00290000:00010000:3f410000 002a0000:00010000:3f400000 002b0000:00010000:3f3f0000 002c0000:00010000:3f3e0000 002d0000:00010000:3f3d0000 002e0000:00010000:3f3c0000 002f0000:00010000:3f3b0000 +[FPCONF] T recip0.s 00127 00300000:00010000:3f3a0000 00310000:00010000:3f390000 00320000:00010000:3f380000 00330000:00010000:3f370000 00340000:00010000:3f360000 00350000:00010000:3f350000 00360000:00010000:3f340000 00370000:00010000:3f330000 +[FPCONF] T recip0.s 00127 00380000:00010000:3f320000 00390000:00010000:3f310000 003a0000:00010000:3f300000 003b0000:00010000:3f2f0000 003c0000:00010000:3f2e0000 003d0000:00010000:3f2d0000 003e0000:00010000:3f2c0000 003f0000:00010000:3f2b0000 +[FPCONF] T recip0.s 00127 00400000:00010000:3f2a0000 00410000:00010000:3f290000 00420000:00020000:3f280000 00440000:00010000:3f270000 00450000:00010000:3f260000 00460000:00010000:3f250000 00470000:00010000:3f240000 00480000:00020000:3f230000 +[FPCONF] T recip0.s 00127 004a0000:00010000:3f220000 004b0000:00010000:3f210000 004c0000:00010000:3f200000 004d0000:00020000:3f1f0000 004f0000:00010000:3f1e0000 00500000:00010000:3f1d0000 00510000:00020000:3f1c0000 00530000:00010000:3f1b0000 +[FPCONF] T recip0.s 00127 00540000:00010000:3f1a0000 00550000:00020000:3f190000 00570000:00010000:3f180000 00580000:00020000:3f170000 005a0000:00010000:3f160000 005b0000:00020000:3f150000 005d0000:00010000:3f140000 005e0000:00020000:3f130000 +[FPCONF] T recip0.s 00127 00600000:00010000:3f120000 00610000:00020000:3f110000 00630000:00010000:3f100000 00640000:00020000:3f0f0000 00660000:00020000:3f0e0000 00680000:00010000:3f0d0000 00690000:00020000:3f0c0000 006b0000:00020000:3f0b0000 +[FPCONF] T recip0.s 00127 006d0000:00010000:3f0a0000 006e0000:00020000:3f090000 00700000:00020000:3f080000 00720000:00020000:3f070000 00740000:00010000:3f060000 00750000:00020000:3f050000 00770000:00020000:3f040000 00790000:00020000:3f030000 +[FPCONF] T recip0.s 00127 007b0000:00020000:3f020000 007d0000:00030000:3f010000 +[FPCONF] END table=recip0.s exp=127 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=recip0.s exp=128 sign=0 significand-bits=23 +[FPCONF] T recip0.s 00128 00000000:00010000:3eff0000 00010000:00010000:3efd0000 00020000:00010000:3efb0000 00030000:00010000:3ef90000 00040000:00010000:3ef70000 00050000:00010000:3ef50000 00060000:00010000:3ef40000 00070000:00010000:3ef20000 +[FPCONF] T recip0.s 00128 00080000:00010000:3ef00000 00090000:00010000:3eee0000 000a0000:00010000:3eed0000 000b0000:00010000:3eeb0000 000c0000:00010000:3ee90000 000d0000:00010000:3ee80000 000e0000:00010000:3ee60000 000f0000:00010000:3ee40000 +[FPCONF] T recip0.s 00128 00100000:00010000:3ee30000 00110000:00010000:3ee10000 00120000:00010000:3ee00000 00130000:00010000:3ede0000 00140000:00010000:3edd0000 00150000:00010000:3edb0000 00160000:00010000:3eda0000 00170000:00010000:3ed80000 +[FPCONF] T recip0.s 00128 00180000:00010000:3ed70000 00190000:00010000:3ed50000 001a0000:00010000:3ed40000 001b0000:00010000:3ed30000 001c0000:00010000:3ed10000 001d0000:00010000:3ed00000 001e0000:00010000:3ecf0000 001f0000:00010000:3ecd0000 +[FPCONF] T recip0.s 00128 00200000:00010000:3ecc0000 00210000:00010000:3ecb0000 00220000:00010000:3eca0000 00230000:00010000:3ec80000 00240000:00010000:3ec70000 00250000:00010000:3ec60000 00260000:00010000:3ec50000 00270000:00010000:3ec40000 +[FPCONF] T recip0.s 00128 00280000:00010000:3ec20000 00290000:00010000:3ec10000 002a0000:00010000:3ec00000 002b0000:00010000:3ebf0000 002c0000:00010000:3ebe0000 002d0000:00010000:3ebd0000 002e0000:00010000:3ebc0000 002f0000:00010000:3ebb0000 +[FPCONF] T recip0.s 00128 00300000:00010000:3eba0000 00310000:00010000:3eb90000 00320000:00010000:3eb80000 00330000:00010000:3eb70000 00340000:00010000:3eb60000 00350000:00010000:3eb50000 00360000:00010000:3eb40000 00370000:00010000:3eb30000 +[FPCONF] T recip0.s 00128 00380000:00010000:3eb20000 00390000:00010000:3eb10000 003a0000:00010000:3eb00000 003b0000:00010000:3eaf0000 003c0000:00010000:3eae0000 003d0000:00010000:3ead0000 003e0000:00010000:3eac0000 003f0000:00010000:3eab0000 +[FPCONF] T recip0.s 00128 00400000:00010000:3eaa0000 00410000:00010000:3ea90000 00420000:00020000:3ea80000 00440000:00010000:3ea70000 00450000:00010000:3ea60000 00460000:00010000:3ea50000 00470000:00010000:3ea40000 00480000:00020000:3ea30000 +[FPCONF] T recip0.s 00128 004a0000:00010000:3ea20000 004b0000:00010000:3ea10000 004c0000:00010000:3ea00000 004d0000:00020000:3e9f0000 004f0000:00010000:3e9e0000 00500000:00010000:3e9d0000 00510000:00020000:3e9c0000 00530000:00010000:3e9b0000 +[FPCONF] T recip0.s 00128 00540000:00010000:3e9a0000 00550000:00020000:3e990000 00570000:00010000:3e980000 00580000:00020000:3e970000 005a0000:00010000:3e960000 005b0000:00020000:3e950000 005d0000:00010000:3e940000 005e0000:00020000:3e930000 +[FPCONF] T recip0.s 00128 00600000:00010000:3e920000 00610000:00020000:3e910000 00630000:00010000:3e900000 00640000:00020000:3e8f0000 00660000:00020000:3e8e0000 00680000:00010000:3e8d0000 00690000:00020000:3e8c0000 006b0000:00020000:3e8b0000 +[FPCONF] T recip0.s 00128 006d0000:00010000:3e8a0000 006e0000:00020000:3e890000 00700000:00020000:3e880000 00720000:00020000:3e870000 00740000:00010000:3e860000 00750000:00020000:3e850000 00770000:00020000:3e840000 00790000:00020000:3e830000 +[FPCONF] T recip0.s 00128 007b0000:00020000:3e820000 007d0000:00030000:3e810000 +[FPCONF] END table=recip0.s exp=128 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=recip0.s exp=129 sign=0 significand-bits=23 +[FPCONF] T recip0.s 00129 00000000:00010000:3e7f0000 00010000:00010000:3e7d0000 00020000:00010000:3e7b0000 00030000:00010000:3e790000 00040000:00010000:3e770000 00050000:00010000:3e750000 00060000:00010000:3e740000 00070000:00010000:3e720000 +[FPCONF] T recip0.s 00129 00080000:00010000:3e700000 00090000:00010000:3e6e0000 000a0000:00010000:3e6d0000 000b0000:00010000:3e6b0000 000c0000:00010000:3e690000 000d0000:00010000:3e680000 000e0000:00010000:3e660000 000f0000:00010000:3e640000 +[FPCONF] T recip0.s 00129 00100000:00010000:3e630000 00110000:00010000:3e610000 00120000:00010000:3e600000 00130000:00010000:3e5e0000 00140000:00010000:3e5d0000 00150000:00010000:3e5b0000 00160000:00010000:3e5a0000 00170000:00010000:3e580000 +[FPCONF] T recip0.s 00129 00180000:00010000:3e570000 00190000:00010000:3e550000 001a0000:00010000:3e540000 001b0000:00010000:3e530000 001c0000:00010000:3e510000 001d0000:00010000:3e500000 001e0000:00010000:3e4f0000 001f0000:00010000:3e4d0000 +[FPCONF] T recip0.s 00129 00200000:00010000:3e4c0000 00210000:00010000:3e4b0000 00220000:00010000:3e4a0000 00230000:00010000:3e480000 00240000:00010000:3e470000 00250000:00010000:3e460000 00260000:00010000:3e450000 00270000:00010000:3e440000 +[FPCONF] T recip0.s 00129 00280000:00010000:3e420000 00290000:00010000:3e410000 002a0000:00010000:3e400000 002b0000:00010000:3e3f0000 002c0000:00010000:3e3e0000 002d0000:00010000:3e3d0000 002e0000:00010000:3e3c0000 002f0000:00010000:3e3b0000 +[FPCONF] T recip0.s 00129 00300000:00010000:3e3a0000 00310000:00010000:3e390000 00320000:00010000:3e380000 00330000:00010000:3e370000 00340000:00010000:3e360000 00350000:00010000:3e350000 00360000:00010000:3e340000 00370000:00010000:3e330000 +[FPCONF] T recip0.s 00129 00380000:00010000:3e320000 00390000:00010000:3e310000 003a0000:00010000:3e300000 003b0000:00010000:3e2f0000 003c0000:00010000:3e2e0000 003d0000:00010000:3e2d0000 003e0000:00010000:3e2c0000 003f0000:00010000:3e2b0000 +[FPCONF] T recip0.s 00129 00400000:00010000:3e2a0000 00410000:00010000:3e290000 00420000:00020000:3e280000 00440000:00010000:3e270000 00450000:00010000:3e260000 00460000:00010000:3e250000 00470000:00010000:3e240000 00480000:00020000:3e230000 +[FPCONF] T recip0.s 00129 004a0000:00010000:3e220000 004b0000:00010000:3e210000 004c0000:00010000:3e200000 004d0000:00020000:3e1f0000 004f0000:00010000:3e1e0000 00500000:00010000:3e1d0000 00510000:00020000:3e1c0000 00530000:00010000:3e1b0000 +[FPCONF] T recip0.s 00129 00540000:00010000:3e1a0000 00550000:00020000:3e190000 00570000:00010000:3e180000 00580000:00020000:3e170000 005a0000:00010000:3e160000 005b0000:00020000:3e150000 005d0000:00010000:3e140000 005e0000:00020000:3e130000 +[FPCONF] T recip0.s 00129 00600000:00010000:3e120000 00610000:00020000:3e110000 00630000:00010000:3e100000 00640000:00020000:3e0f0000 00660000:00020000:3e0e0000 00680000:00010000:3e0d0000 00690000:00020000:3e0c0000 006b0000:00020000:3e0b0000 +[FPCONF] T recip0.s 00129 006d0000:00010000:3e0a0000 006e0000:00020000:3e090000 00700000:00020000:3e080000 00720000:00020000:3e070000 00740000:00010000:3e060000 00750000:00020000:3e050000 00770000:00020000:3e040000 00790000:00020000:3e030000 +[FPCONF] T recip0.s 00129 007b0000:00020000:3e020000 007d0000:00030000:3e010000 +[FPCONF] END table=recip0.s exp=129 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=recip0.s exp=200 sign=0 significand-bits=23 +[FPCONF] T recip0.s 00200 00000000:00010000:1aff0000 00010000:00010000:1afd0000 00020000:00010000:1afb0000 00030000:00010000:1af90000 00040000:00010000:1af70000 00050000:00010000:1af50000 00060000:00010000:1af40000 00070000:00010000:1af20000 +[FPCONF] T recip0.s 00200 00080000:00010000:1af00000 00090000:00010000:1aee0000 000a0000:00010000:1aed0000 000b0000:00010000:1aeb0000 000c0000:00010000:1ae90000 000d0000:00010000:1ae80000 000e0000:00010000:1ae60000 000f0000:00010000:1ae40000 +[FPCONF] T recip0.s 00200 00100000:00010000:1ae30000 00110000:00010000:1ae10000 00120000:00010000:1ae00000 00130000:00010000:1ade0000 00140000:00010000:1add0000 00150000:00010000:1adb0000 00160000:00010000:1ada0000 00170000:00010000:1ad80000 +[FPCONF] T recip0.s 00200 00180000:00010000:1ad70000 00190000:00010000:1ad50000 001a0000:00010000:1ad40000 001b0000:00010000:1ad30000 001c0000:00010000:1ad10000 001d0000:00010000:1ad00000 001e0000:00010000:1acf0000 001f0000:00010000:1acd0000 +[FPCONF] T recip0.s 00200 00200000:00010000:1acc0000 00210000:00010000:1acb0000 00220000:00010000:1aca0000 00230000:00010000:1ac80000 00240000:00010000:1ac70000 00250000:00010000:1ac60000 00260000:00010000:1ac50000 00270000:00010000:1ac40000 +[FPCONF] T recip0.s 00200 00280000:00010000:1ac20000 00290000:00010000:1ac10000 002a0000:00010000:1ac00000 002b0000:00010000:1abf0000 002c0000:00010000:1abe0000 002d0000:00010000:1abd0000 002e0000:00010000:1abc0000 002f0000:00010000:1abb0000 +[FPCONF] T recip0.s 00200 00300000:00010000:1aba0000 00310000:00010000:1ab90000 00320000:00010000:1ab80000 00330000:00010000:1ab70000 00340000:00010000:1ab60000 00350000:00010000:1ab50000 00360000:00010000:1ab40000 00370000:00010000:1ab30000 +[FPCONF] T recip0.s 00200 00380000:00010000:1ab20000 00390000:00010000:1ab10000 003a0000:00010000:1ab00000 003b0000:00010000:1aaf0000 003c0000:00010000:1aae0000 003d0000:00010000:1aad0000 003e0000:00010000:1aac0000 003f0000:00010000:1aab0000 +[FPCONF] T recip0.s 00200 00400000:00010000:1aaa0000 00410000:00010000:1aa90000 00420000:00020000:1aa80000 00440000:00010000:1aa70000 00450000:00010000:1aa60000 00460000:00010000:1aa50000 00470000:00010000:1aa40000 00480000:00020000:1aa30000 +[FPCONF] T recip0.s 00200 004a0000:00010000:1aa20000 004b0000:00010000:1aa10000 004c0000:00010000:1aa00000 004d0000:00020000:1a9f0000 004f0000:00010000:1a9e0000 00500000:00010000:1a9d0000 00510000:00020000:1a9c0000 00530000:00010000:1a9b0000 +[FPCONF] T recip0.s 00200 00540000:00010000:1a9a0000 00550000:00020000:1a990000 00570000:00010000:1a980000 00580000:00020000:1a970000 005a0000:00010000:1a960000 005b0000:00020000:1a950000 005d0000:00010000:1a940000 005e0000:00020000:1a930000 +[FPCONF] T recip0.s 00200 00600000:00010000:1a920000 00610000:00020000:1a910000 00630000:00010000:1a900000 00640000:00020000:1a8f0000 00660000:00020000:1a8e0000 00680000:00010000:1a8d0000 00690000:00020000:1a8c0000 006b0000:00020000:1a8b0000 +[FPCONF] T recip0.s 00200 006d0000:00010000:1a8a0000 006e0000:00020000:1a890000 00700000:00020000:1a880000 00720000:00020000:1a870000 00740000:00010000:1a860000 00750000:00020000:1a850000 00770000:00020000:1a840000 00790000:00020000:1a830000 +[FPCONF] T recip0.s 00200 007b0000:00020000:1a820000 007d0000:00030000:1a810000 +[FPCONF] END table=recip0.s exp=200 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=recip0.s exp=253 sign=0 significand-bits=23 +[FPCONF] T recip0.s 00253 00000000:00010000:007f8000 00010000:00010000:007e8000 00020000:00010000:007d8000 00030000:00010000:007c8000 00040000:00010000:007b8000 00050000:00010000:007a8000 00060000:00010000:007a0000 00070000:00010000:00790000 +[FPCONF] T recip0.s 00253 00080000:00010000:00780000 00090000:00010000:00770000 000a0000:00010000:00768000 000b0000:00010000:00758000 000c0000:00010000:00748000 000d0000:00010000:00740000 000e0000:00010000:00730000 000f0000:00010000:00720000 +[FPCONF] T recip0.s 00253 00100000:00010000:00718000 00110000:00010000:00708000 00120000:00010000:00700000 00130000:00010000:006f0000 00140000:00010000:006e8000 00150000:00010000:006d8000 00160000:00010000:006d0000 00170000:00010000:006c0000 +[FPCONF] T recip0.s 00253 00180000:00010000:006b8000 00190000:00010000:006a8000 001a0000:00010000:006a0000 001b0000:00010000:00698000 001c0000:00010000:00688000 001d0000:00010000:00680000 001e0000:00010000:00678000 001f0000:00010000:00668000 +[FPCONF] T recip0.s 00253 00200000:00010000:00660000 00210000:00010000:00658000 00220000:00010000:00650000 00230000:00010000:00640000 00240000:00010000:00638000 00250000:00010000:00630000 00260000:00010000:00628000 00270000:00010000:00620000 +[FPCONF] T recip0.s 00253 00280000:00010000:00610000 00290000:00010000:00608000 002a0000:00010000:00600000 002b0000:00010000:005f8000 002c0000:00010000:005f0000 002d0000:00010000:005e8000 002e0000:00010000:005e0000 002f0000:00010000:005d8000 +[FPCONF] T recip0.s 00253 00300000:00010000:005d0000 00310000:00010000:005c8000 00320000:00010000:005c0000 00330000:00010000:005b8000 00340000:00010000:005b0000 00350000:00010000:005a8000 00360000:00010000:005a0000 00370000:00010000:00598000 +[FPCONF] T recip0.s 00253 00380000:00010000:00590000 00390000:00010000:00588000 003a0000:00010000:00580000 003b0000:00010000:00578000 003c0000:00010000:00570000 003d0000:00010000:00568000 003e0000:00010000:00560000 003f0000:00010000:00558000 +[FPCONF] T recip0.s 00253 00400000:00010000:00550000 00410000:00010000:00548000 00420000:00020000:00540000 00440000:00010000:00538000 00450000:00010000:00530000 00460000:00010000:00528000 00470000:00010000:00520000 00480000:00020000:00518000 +[FPCONF] T recip0.s 00253 004a0000:00010000:00510000 004b0000:00010000:00508000 004c0000:00010000:00500000 004d0000:00020000:004f8000 004f0000:00010000:004f0000 00500000:00010000:004e8000 00510000:00020000:004e0000 00530000:00010000:004d8000 +[FPCONF] T recip0.s 00253 00540000:00010000:004d0000 00550000:00020000:004c8000 00570000:00010000:004c0000 00580000:00020000:004b8000 005a0000:00010000:004b0000 005b0000:00020000:004a8000 005d0000:00010000:004a0000 005e0000:00020000:00498000 +[FPCONF] T recip0.s 00253 00600000:00010000:00490000 00610000:00020000:00488000 00630000:00010000:00480000 00640000:00020000:00478000 00660000:00020000:00470000 00680000:00010000:00468000 00690000:00020000:00460000 006b0000:00020000:00458000 +[FPCONF] T recip0.s 00253 006d0000:00010000:00450000 006e0000:00020000:00448000 00700000:00020000:00440000 00720000:00020000:00438000 00740000:00010000:00430000 00750000:00020000:00428000 00770000:00020000:00420000 00790000:00020000:00418000 +[FPCONF] T recip0.s 00253 007b0000:00020000:00410000 007d0000:00030000:00408000 +[FPCONF] END table=recip0.s exp=253 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=recip0.s exp=254 sign=0 significand-bits=23 +[FPCONF] T recip0.s 00254 00000000:00010000:003fc000 00010000:00010000:003f4000 00020000:00010000:003ec000 00030000:00010000:003e4000 00040000:00010000:003dc000 00050000:00010000:003d4000 00060000:00010000:003d0000 00070000:00010000:003c8000 +[FPCONF] T recip0.s 00254 00080000:00010000:003c0000 00090000:00010000:003b8000 000a0000:00010000:003b4000 000b0000:00010000:003ac000 000c0000:00010000:003a4000 000d0000:00010000:003a0000 000e0000:00010000:00398000 000f0000:00010000:00390000 +[FPCONF] T recip0.s 00254 00100000:00010000:0038c000 00110000:00010000:00384000 00120000:00010000:00380000 00130000:00010000:00378000 00140000:00010000:00374000 00150000:00010000:0036c000 00160000:00010000:00368000 00170000:00010000:00360000 +[FPCONF] T recip0.s 00254 00180000:00010000:0035c000 00190000:00010000:00354000 001a0000:00010000:00350000 001b0000:00010000:0034c000 001c0000:00010000:00344000 001d0000:00010000:00340000 001e0000:00010000:0033c000 001f0000:00010000:00334000 +[FPCONF] T recip0.s 00254 00200000:00010000:00330000 00210000:00010000:0032c000 00220000:00010000:00328000 00230000:00010000:00320000 00240000:00010000:0031c000 00250000:00010000:00318000 00260000:00010000:00314000 00270000:00010000:00310000 +[FPCONF] T recip0.s 00254 00280000:00010000:00308000 00290000:00010000:00304000 002a0000:00010000:00300000 002b0000:00010000:002fc000 002c0000:00010000:002f8000 002d0000:00010000:002f4000 002e0000:00010000:002f0000 002f0000:00010000:002ec000 +[FPCONF] T recip0.s 00254 00300000:00010000:002e8000 00310000:00010000:002e4000 00320000:00010000:002e0000 00330000:00010000:002dc000 00340000:00010000:002d8000 00350000:00010000:002d4000 00360000:00010000:002d0000 00370000:00010000:002cc000 +[FPCONF] T recip0.s 00254 00380000:00010000:002c8000 00390000:00010000:002c4000 003a0000:00010000:002c0000 003b0000:00010000:002bc000 003c0000:00010000:002b8000 003d0000:00010000:002b4000 003e0000:00010000:002b0000 003f0000:00010000:002ac000 +[FPCONF] T recip0.s 00254 00400000:00010000:002a8000 00410000:00010000:002a4000 00420000:00020000:002a0000 00440000:00010000:0029c000 00450000:00010000:00298000 00460000:00010000:00294000 00470000:00010000:00290000 00480000:00020000:0028c000 +[FPCONF] T recip0.s 00254 004a0000:00010000:00288000 004b0000:00010000:00284000 004c0000:00010000:00280000 004d0000:00020000:0027c000 004f0000:00010000:00278000 00500000:00010000:00274000 00510000:00020000:00270000 00530000:00010000:0026c000 +[FPCONF] T recip0.s 00254 00540000:00010000:00268000 00550000:00020000:00264000 00570000:00010000:00260000 00580000:00020000:0025c000 005a0000:00010000:00258000 005b0000:00020000:00254000 005d0000:00010000:00250000 005e0000:00020000:0024c000 +[FPCONF] T recip0.s 00254 00600000:00010000:00248000 00610000:00020000:00244000 00630000:00010000:00240000 00640000:00020000:0023c000 00660000:00020000:00238000 00680000:00010000:00234000 00690000:00020000:00230000 006b0000:00020000:0022c000 +[FPCONF] T recip0.s 00254 006d0000:00010000:00228000 006e0000:00020000:00224000 00700000:00020000:00220000 00720000:00020000:0021c000 00740000:00010000:00218000 00750000:00020000:00214000 00770000:00020000:00210000 00790000:00020000:0020c000 +[FPCONF] T recip0.s 00254 007b0000:00020000:00208000 007d0000:00030000:00204000 +[FPCONF] END table=recip0.s exp=254 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=recip0.s exp=255 sign=0 significand-bits=23 +[FPCONF] T recip0.s 00255 00000000:00000001:00000000 00000001:0000ffff:7fff8000 00010000:00010000:7ffe8000 00020000:00010000:7ffd8000 00030000:00010000:7ffc8000 00040000:00010000:7ffb8000 00050000:00010000:7ffa8000 00060000:00010000:7ffa0000 +[FPCONF] T recip0.s 00255 00070000:00010000:7ff90000 00080000:00010000:7ff80000 00090000:00010000:7ff70000 000a0000:00010000:7ff68000 000b0000:00010000:7ff58000 000c0000:00010000:7ff48000 000d0000:00010000:7ff40000 000e0000:00010000:7ff30000 +[FPCONF] T recip0.s 00255 000f0000:00010000:7ff20000 00100000:00010000:7ff18000 00110000:00010000:7ff08000 00120000:00010000:7ff00000 00130000:00010000:7fef0000 00140000:00010000:7fee8000 00150000:00010000:7fed8000 00160000:00010000:7fed0000 +[FPCONF] T recip0.s 00255 00170000:00010000:7fec0000 00180000:00010000:7feb8000 00190000:00010000:7fea8000 001a0000:00010000:7fea0000 001b0000:00010000:7fe98000 001c0000:00010000:7fe88000 001d0000:00010000:7fe80000 001e0000:00010000:7fe78000 +[FPCONF] T recip0.s 00255 001f0000:00010000:7fe68000 00200000:00010000:7fe60000 00210000:00010000:7fe58000 00220000:00010000:7fe50000 00230000:00010000:7fe40000 00240000:00010000:7fe38000 00250000:00010000:7fe30000 00260000:00010000:7fe28000 +[FPCONF] T recip0.s 00255 00270000:00010000:7fe20000 00280000:00010000:7fe10000 00290000:00010000:7fe08000 002a0000:00010000:7fe00000 002b0000:00010000:7fdf8000 002c0000:00010000:7fdf0000 002d0000:00010000:7fde8000 002e0000:00010000:7fde0000 +[FPCONF] T recip0.s 00255 002f0000:00010000:7fdd8000 00300000:00010000:7fdd0000 00310000:00010000:7fdc8000 00320000:00010000:7fdc0000 00330000:00010000:7fdb8000 00340000:00010000:7fdb0000 00350000:00010000:7fda8000 00360000:00010000:7fda0000 +[FPCONF] T recip0.s 00255 00370000:00010000:7fd98000 00380000:00010000:7fd90000 00390000:00010000:7fd88000 003a0000:00010000:7fd80000 003b0000:00010000:7fd78000 003c0000:00010000:7fd70000 003d0000:00010000:7fd68000 003e0000:00010000:7fd60000 +[FPCONF] T recip0.s 00255 003f0000:00010000:7fd58000 00400000:00010000:7fd50000 00410000:00010000:7fd48000 00420000:00020000:7fd40000 00440000:00010000:7fd38000 00450000:00010000:7fd30000 00460000:00010000:7fd28000 00470000:00010000:7fd20000 +[FPCONF] T recip0.s 00255 00480000:00020000:7fd18000 004a0000:00010000:7fd10000 004b0000:00010000:7fd08000 004c0000:00010000:7fd00000 004d0000:00020000:7fcf8000 004f0000:00010000:7fcf0000 00500000:00010000:7fce8000 00510000:00020000:7fce0000 +[FPCONF] T recip0.s 00255 00530000:00010000:7fcd8000 00540000:00010000:7fcd0000 00550000:00020000:7fcc8000 00570000:00010000:7fcc0000 00580000:00020000:7fcb8000 005a0000:00010000:7fcb0000 005b0000:00020000:7fca8000 005d0000:00010000:7fca0000 +[FPCONF] T recip0.s 00255 005e0000:00020000:7fc98000 00600000:00010000:7fc90000 00610000:00020000:7fc88000 00630000:00010000:7fc80000 00640000:00020000:7fc78000 00660000:00020000:7fc70000 00680000:00010000:7fc68000 00690000:00020000:7fc60000 +[FPCONF] T recip0.s 00255 006b0000:00020000:7fc58000 006d0000:00010000:7fc50000 006e0000:00020000:7fc48000 00700000:00020000:7fc40000 00720000:00020000:7fc38000 00740000:00010000:7fc30000 00750000:00020000:7fc28000 00770000:00020000:7fc20000 +[FPCONF] T recip0.s 00255 00790000:00020000:7fc18000 007b0000:00020000:7fc10000 007d0000:00030000:7fc08000 +[FPCONF] END table=recip0.s exp=255 sign=0 runs=107 aborted=0 +[FPCONF] TABLE op=recip0.s exp=0 sign=1 significand-bits=23 +[FPCONF] T recip0.s 00000 00000000:00200000:ff800000 00200000:00004000:ff7f0000 00204000:00004000:ff7d0000 00208000:00004000:ff7b0000 0020c000:00004000:ff790000 00210000:00004000:ff770000 00214000:00004000:ff750000 00218000:00004000:ff740000 +[FPCONF] T recip0.s 00000 0021c000:00004000:ff720000 00220000:00004000:ff700000 00224000:00004000:ff6e0000 00228000:00004000:ff6d0000 0022c000:00004000:ff6b0000 00230000:00004000:ff690000 00234000:00004000:ff680000 00238000:00004000:ff660000 +[FPCONF] T recip0.s 00000 0023c000:00004000:ff640000 00240000:00004000:ff630000 00244000:00004000:ff610000 00248000:00004000:ff600000 0024c000:00004000:ff5e0000 00250000:00004000:ff5d0000 00254000:00004000:ff5b0000 00258000:00004000:ff5a0000 +[FPCONF] T recip0.s 00000 0025c000:00004000:ff580000 00260000:00004000:ff570000 00264000:00004000:ff550000 00268000:00004000:ff540000 0026c000:00004000:ff530000 00270000:00004000:ff510000 00274000:00004000:ff500000 00278000:00004000:ff4f0000 +[FPCONF] T recip0.s 00000 0027c000:00004000:ff4d0000 00280000:00004000:ff4c0000 00284000:00004000:ff4b0000 00288000:00004000:ff4a0000 0028c000:00004000:ff480000 00290000:00004000:ff470000 00294000:00004000:ff460000 00298000:00004000:ff450000 +[FPCONF] T recip0.s 00000 0029c000:00004000:ff440000 002a0000:00004000:ff420000 002a4000:00004000:ff410000 002a8000:00004000:ff400000 002ac000:00004000:ff3f0000 002b0000:00004000:ff3e0000 002b4000:00004000:ff3d0000 002b8000:00004000:ff3c0000 +[FPCONF] T recip0.s 00000 002bc000:00004000:ff3b0000 002c0000:00004000:ff3a0000 002c4000:00004000:ff390000 002c8000:00004000:ff380000 002cc000:00004000:ff370000 002d0000:00004000:ff360000 002d4000:00004000:ff350000 002d8000:00004000:ff340000 +[FPCONF] T recip0.s 00000 002dc000:00004000:ff330000 002e0000:00004000:ff320000 002e4000:00004000:ff310000 002e8000:00004000:ff300000 002ec000:00004000:ff2f0000 002f0000:00004000:ff2e0000 002f4000:00004000:ff2d0000 002f8000:00004000:ff2c0000 +[FPCONF] T recip0.s 00000 002fc000:00004000:ff2b0000 00300000:00004000:ff2a0000 00304000:00004000:ff290000 00308000:00008000:ff280000 00310000:00004000:ff270000 00314000:00004000:ff260000 00318000:00004000:ff250000 0031c000:00004000:ff240000 +[FPCONF] T recip0.s 00000 00320000:00008000:ff230000 00328000:00004000:ff220000 0032c000:00004000:ff210000 00330000:00004000:ff200000 00334000:00008000:ff1f0000 0033c000:00004000:ff1e0000 00340000:00004000:ff1d0000 00344000:00008000:ff1c0000 +[FPCONF] T recip0.s 00000 0034c000:00004000:ff1b0000 00350000:00004000:ff1a0000 00354000:00008000:ff190000 0035c000:00004000:ff180000 00360000:00008000:ff170000 00368000:00004000:ff160000 0036c000:00008000:ff150000 00374000:00004000:ff140000 +[FPCONF] T recip0.s 00000 00378000:00008000:ff130000 00380000:00004000:ff120000 00384000:00008000:ff110000 0038c000:00004000:ff100000 00390000:00008000:ff0f0000 00398000:00008000:ff0e0000 003a0000:00004000:ff0d0000 003a4000:00008000:ff0c0000 +[FPCONF] T recip0.s 00000 003ac000:00008000:ff0b0000 003b4000:00004000:ff0a0000 003b8000:00008000:ff090000 003c0000:00008000:ff080000 003c8000:00008000:ff070000 003d0000:00004000:ff060000 003d4000:00008000:ff050000 003dc000:00008000:ff040000 +[FPCONF] T recip0.s 00000 003e4000:00008000:ff030000 003ec000:00008000:ff020000 003f4000:0000c000:ff010000 00400000:00008000:feff0000 00408000:00008000:fefd0000 00410000:00008000:fefb0000 00418000:00008000:fef90000 00420000:00008000:fef70000 +[FPCONF] T recip0.s 00000 00428000:00008000:fef50000 00430000:00008000:fef40000 00438000:00008000:fef20000 00440000:00008000:fef00000 00448000:00008000:feee0000 00450000:00008000:feed0000 00458000:00008000:feeb0000 00460000:00008000:fee90000 +[FPCONF] T recip0.s 00000 00468000:00008000:fee80000 00470000:00008000:fee60000 00478000:00008000:fee40000 00480000:00008000:fee30000 00488000:00008000:fee10000 00490000:00008000:fee00000 00498000:00008000:fede0000 004a0000:00008000:fedd0000 +[FPCONF] T recip0.s 00000 004a8000:00008000:fedb0000 004b0000:00008000:feda0000 004b8000:00008000:fed80000 004c0000:00008000:fed70000 004c8000:00008000:fed50000 004d0000:00008000:fed40000 004d8000:00008000:fed30000 004e0000:00008000:fed10000 +[FPCONF] T recip0.s 00000 004e8000:00008000:fed00000 004f0000:00008000:fecf0000 004f8000:00008000:fecd0000 00500000:00008000:fecc0000 00508000:00008000:fecb0000 00510000:00008000:feca0000 00518000:00008000:fec80000 00520000:00008000:fec70000 +[FPCONF] T recip0.s 00000 00528000:00008000:fec60000 00530000:00008000:fec50000 00538000:00008000:fec40000 00540000:00008000:fec20000 00548000:00008000:fec10000 00550000:00008000:fec00000 00558000:00008000:febf0000 00560000:00008000:febe0000 +[FPCONF] T recip0.s 00000 00568000:00008000:febd0000 00570000:00008000:febc0000 00578000:00008000:febb0000 00580000:00008000:feba0000 00588000:00008000:feb90000 00590000:00008000:feb80000 00598000:00008000:feb70000 005a0000:00008000:feb60000 +[FPCONF] T recip0.s 00000 005a8000:00008000:feb50000 005b0000:00008000:feb40000 005b8000:00008000:feb30000 005c0000:00008000:feb20000 005c8000:00008000:feb10000 005d0000:00008000:feb00000 005d8000:00008000:feaf0000 005e0000:00008000:feae0000 +[FPCONF] T recip0.s 00000 005e8000:00008000:fead0000 005f0000:00008000:feac0000 005f8000:00008000:feab0000 00600000:00008000:feaa0000 00608000:00008000:fea90000 00610000:00010000:fea80000 00620000:00008000:fea70000 00628000:00008000:fea60000 +[FPCONF] T recip0.s 00000 00630000:00008000:fea50000 00638000:00008000:fea40000 00640000:00010000:fea30000 00650000:00008000:fea20000 00658000:00008000:fea10000 00660000:00008000:fea00000 00668000:00010000:fe9f0000 00678000:00008000:fe9e0000 +[FPCONF] T recip0.s 00000 00680000:00008000:fe9d0000 00688000:00010000:fe9c0000 00698000:00008000:fe9b0000 006a0000:00008000:fe9a0000 006a8000:00010000:fe990000 006b8000:00008000:fe980000 006c0000:00010000:fe970000 006d0000:00008000:fe960000 +[FPCONF] T recip0.s 00000 006d8000:00010000:fe950000 006e8000:00008000:fe940000 006f0000:00010000:fe930000 00700000:00008000:fe920000 00708000:00010000:fe910000 00718000:00008000:fe900000 00720000:00010000:fe8f0000 00730000:00010000:fe8e0000 +[FPCONF] T recip0.s 00000 00740000:00008000:fe8d0000 00748000:00010000:fe8c0000 00758000:00010000:fe8b0000 00768000:00008000:fe8a0000 00770000:00010000:fe890000 00780000:00010000:fe880000 00790000:00010000:fe870000 007a0000:00008000:fe860000 +[FPCONF] T recip0.s 00000 007a8000:00010000:fe850000 007b8000:00010000:fe840000 007c8000:00010000:fe830000 007d8000:00010000:fe820000 007e8000:00018000:fe810000 +[FPCONF] END table=recip0.s exp=0 sign=1 runs=213 aborted=0 +[FPCONF] TABLE op=recip0.s exp=127 sign=1 significand-bits=23 +[FPCONF] T recip0.s 00127 00000000:00010000:bf7f0000 00010000:00010000:bf7d0000 00020000:00010000:bf7b0000 00030000:00010000:bf790000 00040000:00010000:bf770000 00050000:00010000:bf750000 00060000:00010000:bf740000 00070000:00010000:bf720000 +[FPCONF] T recip0.s 00127 00080000:00010000:bf700000 00090000:00010000:bf6e0000 000a0000:00010000:bf6d0000 000b0000:00010000:bf6b0000 000c0000:00010000:bf690000 000d0000:00010000:bf680000 000e0000:00010000:bf660000 000f0000:00010000:bf640000 +[FPCONF] T recip0.s 00127 00100000:00010000:bf630000 00110000:00010000:bf610000 00120000:00010000:bf600000 00130000:00010000:bf5e0000 00140000:00010000:bf5d0000 00150000:00010000:bf5b0000 00160000:00010000:bf5a0000 00170000:00010000:bf580000 +[FPCONF] T recip0.s 00127 00180000:00010000:bf570000 00190000:00010000:bf550000 001a0000:00010000:bf540000 001b0000:00010000:bf530000 001c0000:00010000:bf510000 001d0000:00010000:bf500000 001e0000:00010000:bf4f0000 001f0000:00010000:bf4d0000 +[FPCONF] T recip0.s 00127 00200000:00010000:bf4c0000 00210000:00010000:bf4b0000 00220000:00010000:bf4a0000 00230000:00010000:bf480000 00240000:00010000:bf470000 00250000:00010000:bf460000 00260000:00010000:bf450000 00270000:00010000:bf440000 +[FPCONF] T recip0.s 00127 00280000:00010000:bf420000 00290000:00010000:bf410000 002a0000:00010000:bf400000 002b0000:00010000:bf3f0000 002c0000:00010000:bf3e0000 002d0000:00010000:bf3d0000 002e0000:00010000:bf3c0000 002f0000:00010000:bf3b0000 +[FPCONF] T recip0.s 00127 00300000:00010000:bf3a0000 00310000:00010000:bf390000 00320000:00010000:bf380000 00330000:00010000:bf370000 00340000:00010000:bf360000 00350000:00010000:bf350000 00360000:00010000:bf340000 00370000:00010000:bf330000 +[FPCONF] T recip0.s 00127 00380000:00010000:bf320000 00390000:00010000:bf310000 003a0000:00010000:bf300000 003b0000:00010000:bf2f0000 003c0000:00010000:bf2e0000 003d0000:00010000:bf2d0000 003e0000:00010000:bf2c0000 003f0000:00010000:bf2b0000 +[FPCONF] T recip0.s 00127 00400000:00010000:bf2a0000 00410000:00010000:bf290000 00420000:00020000:bf280000 00440000:00010000:bf270000 00450000:00010000:bf260000 00460000:00010000:bf250000 00470000:00010000:bf240000 00480000:00020000:bf230000 +[FPCONF] T recip0.s 00127 004a0000:00010000:bf220000 004b0000:00010000:bf210000 004c0000:00010000:bf200000 004d0000:00020000:bf1f0000 004f0000:00010000:bf1e0000 00500000:00010000:bf1d0000 00510000:00020000:bf1c0000 00530000:00010000:bf1b0000 +[FPCONF] T recip0.s 00127 00540000:00010000:bf1a0000 00550000:00020000:bf190000 00570000:00010000:bf180000 00580000:00020000:bf170000 005a0000:00010000:bf160000 005b0000:00020000:bf150000 005d0000:00010000:bf140000 005e0000:00020000:bf130000 +[FPCONF] T recip0.s 00127 00600000:00010000:bf120000 00610000:00020000:bf110000 00630000:00010000:bf100000 00640000:00020000:bf0f0000 00660000:00020000:bf0e0000 00680000:00010000:bf0d0000 00690000:00020000:bf0c0000 006b0000:00020000:bf0b0000 +[FPCONF] T recip0.s 00127 006d0000:00010000:bf0a0000 006e0000:00020000:bf090000 00700000:00020000:bf080000 00720000:00020000:bf070000 00740000:00010000:bf060000 00750000:00020000:bf050000 00770000:00020000:bf040000 00790000:00020000:bf030000 +[FPCONF] T recip0.s 00127 007b0000:00020000:bf020000 007d0000:00030000:bf010000 +[FPCONF] END table=recip0.s exp=127 sign=1 runs=106 aborted=0 +[FPCONF] TABLE op=recip0.s exp=255 sign=1 significand-bits=23 +[FPCONF] T recip0.s 00255 00000000:00000001:80000000 00000001:0000ffff:ffff8000 00010000:00010000:fffe8000 00020000:00010000:fffd8000 00030000:00010000:fffc8000 00040000:00010000:fffb8000 00050000:00010000:fffa8000 00060000:00010000:fffa0000 +[FPCONF] T recip0.s 00255 00070000:00010000:fff90000 00080000:00010000:fff80000 00090000:00010000:fff70000 000a0000:00010000:fff68000 000b0000:00010000:fff58000 000c0000:00010000:fff48000 000d0000:00010000:fff40000 000e0000:00010000:fff30000 +[FPCONF] T recip0.s 00255 000f0000:00010000:fff20000 00100000:00010000:fff18000 00110000:00010000:fff08000 00120000:00010000:fff00000 00130000:00010000:ffef0000 00140000:00010000:ffee8000 00150000:00010000:ffed8000 00160000:00010000:ffed0000 +[FPCONF] T recip0.s 00255 00170000:00010000:ffec0000 00180000:00010000:ffeb8000 00190000:00010000:ffea8000 001a0000:00010000:ffea0000 001b0000:00010000:ffe98000 001c0000:00010000:ffe88000 001d0000:00010000:ffe80000 001e0000:00010000:ffe78000 +[FPCONF] T recip0.s 00255 001f0000:00010000:ffe68000 00200000:00010000:ffe60000 00210000:00010000:ffe58000 00220000:00010000:ffe50000 00230000:00010000:ffe40000 00240000:00010000:ffe38000 00250000:00010000:ffe30000 00260000:00010000:ffe28000 +[FPCONF] T recip0.s 00255 00270000:00010000:ffe20000 00280000:00010000:ffe10000 00290000:00010000:ffe08000 002a0000:00010000:ffe00000 002b0000:00010000:ffdf8000 002c0000:00010000:ffdf0000 002d0000:00010000:ffde8000 002e0000:00010000:ffde0000 +[FPCONF] T recip0.s 00255 002f0000:00010000:ffdd8000 00300000:00010000:ffdd0000 00310000:00010000:ffdc8000 00320000:00010000:ffdc0000 00330000:00010000:ffdb8000 00340000:00010000:ffdb0000 00350000:00010000:ffda8000 00360000:00010000:ffda0000 +[FPCONF] T recip0.s 00255 00370000:00010000:ffd98000 00380000:00010000:ffd90000 00390000:00010000:ffd88000 003a0000:00010000:ffd80000 003b0000:00010000:ffd78000 003c0000:00010000:ffd70000 003d0000:00010000:ffd68000 003e0000:00010000:ffd60000 +[FPCONF] T recip0.s 00255 003f0000:00010000:ffd58000 00400000:00010000:ffd50000 00410000:00010000:ffd48000 00420000:00020000:ffd40000 00440000:00010000:ffd38000 00450000:00010000:ffd30000 00460000:00010000:ffd28000 00470000:00010000:ffd20000 +[FPCONF] T recip0.s 00255 00480000:00020000:ffd18000 004a0000:00010000:ffd10000 004b0000:00010000:ffd08000 004c0000:00010000:ffd00000 004d0000:00020000:ffcf8000 004f0000:00010000:ffcf0000 00500000:00010000:ffce8000 00510000:00020000:ffce0000 +[FPCONF] T recip0.s 00255 00530000:00010000:ffcd8000 00540000:00010000:ffcd0000 00550000:00020000:ffcc8000 00570000:00010000:ffcc0000 00580000:00020000:ffcb8000 005a0000:00010000:ffcb0000 005b0000:00020000:ffca8000 005d0000:00010000:ffca0000 +[FPCONF] T recip0.s 00255 005e0000:00020000:ffc98000 00600000:00010000:ffc90000 00610000:00020000:ffc88000 00630000:00010000:ffc80000 00640000:00020000:ffc78000 00660000:00020000:ffc70000 00680000:00010000:ffc68000 00690000:00020000:ffc60000 +[FPCONF] T recip0.s 00255 006b0000:00020000:ffc58000 006d0000:00010000:ffc50000 006e0000:00020000:ffc48000 00700000:00020000:ffc40000 00720000:00020000:ffc38000 00740000:00010000:ffc30000 00750000:00020000:ffc28000 00770000:00020000:ffc20000 +[FPCONF] T recip0.s 00255 00790000:00020000:ffc18000 007b0000:00020000:ffc10000 007d0000:00030000:ffc08000 +[FPCONF] END table=recip0.s exp=255 sign=1 runs=107 aborted=0 +[FPCONF] TABLE op=rsqrt0.s exp=0 sign=0 significand-bits=23 +[FPCONF] T rsqrt0.s 00000 00000000:00000001:7f800000 00000001:00000001:64b40000 00000002:00000001:647f0000 00000003:00000001:64500000 00000004:00000001:64340000 00000005:00000001:64210000 00000006:00000001:64130000 00000007:00000001:64090000 +[FPCONF] T rsqrt0.s 00000 00000008:00000001:63ff0000 00000009:00000001:63f10000 0000000a:00000001:63e40000 0000000b:00000001:63da0000 0000000c:00000001:63d00000 0000000d:00000001:63c80000 0000000e:00000001:63c10000 0000000f:00000001:63bb0000 +[FPCONF] T rsqrt0.s 00000 00000010:00000001:63b40000 00000011:00000001:63af0000 00000012:00000001:63aa0000 00000013:00000001:63a60000 00000014:00000001:63a10000 00000015:00000001:639e0000 00000016:00000001:639a0000 00000017:00000001:63970000 +[FPCONF] T rsqrt0.s 00000 00000018:00000001:63930000 00000019:00000001:63900000 0000001a:00000001:638e0000 0000001b:00000001:638b0000 0000001c:00000001:63890000 0000001d:00000001:63860000 0000001e:00000001:63840000 0000001f:00000001:63820000 +[FPCONF] T rsqrt0.s 00000 00000020:00000001:637f0000 00000021:00000001:637b0000 00000022:00000001:63770000 00000023:00000001:63740000 00000024:00000001:63710000 00000025:00000001:636d0000 00000026:00000001:636a0000 00000027:00000001:63670000 +[FPCONF] T rsqrt0.s 00000 00000028:00000001:63640000 00000029:00000001:63610000 0000002a:00000001:635f0000 0000002b:00000001:635c0000 0000002c:00000001:635a0000 0000002d:00000001:63570000 0000002e:00000001:63550000 0000002f:00000001:63530000 +[FPCONF] T rsqrt0.s 00000 00000030:00000001:63500000 00000031:00000001:634e0000 00000032:00000001:634c0000 00000033:00000001:634a0000 00000034:00000001:63480000 00000035:00000001:63460000 00000036:00000001:63450000 00000037:00000001:63430000 +[FPCONF] T rsqrt0.s 00000 00000038:00000001:63410000 00000039:00000001:633f0000 0000003a:00000001:633e0000 0000003b:00000001:633c0000 0000003c:00000001:633b0000 0000003d:00000001:63390000 0000003e:00000001:63380000 0000003f:00000001:63360000 +[FPCONF] T rsqrt0.s 00000 00000040:00000001:63340000 00000041:00000001:63330000 00000042:00000001:63320000 00000043:00000001:63300000 00000044:00000001:632f0000 00000045:00000001:632e0000 00000046:00000001:632c0000 00000047:00000001:632b0000 +[FPCONF] T rsqrt0.s 00000 00000048:00000001:632a0000 00000049:00000001:63290000 0000004a:00000001:63280000 0000004b:00000001:63270000 0000004c:00000001:63260000 0000004d:00000001:63250000 0000004e:00000001:63230000 0000004f:00000001:63220000 +[FPCONF] T rsqrt0.s 00000 00000050:00000001:63210000 00000051:00000001:63200000 00000052:00000001:631f0000 00000053:00000002:631e0000 00000055:00000001:631d0000 00000056:00000001:631c0000 00000057:00000001:631b0000 00000058:00000001:631a0000 +[FPCONF] T rsqrt0.s 00000 00000059:00000001:63190000 0000005a:00000001:63180000 0000005b:00000002:63170000 0000005d:00000001:63160000 0000005e:00000001:63150000 0000005f:00000001:63140000 00000060:00000002:63130000 00000062:00000001:63120000 +[FPCONF] T rsqrt0.s 00000 00000063:00000001:63110000 00000064:00000002:63100000 00000066:00000001:630f0000 00000067:00000002:630e0000 00000069:00000001:630d0000 0000006a:00000002:630c0000 0000006c:00000001:630b0000 0000006d:00000002:630a0000 +[FPCONF] T rsqrt0.s 00000 0000006f:00000002:63090000 00000071:00000001:63080000 00000072:00000002:63070000 00000074:00000002:63060000 00000076:00000001:63050000 00000077:00000002:63040000 00000079:00000002:63030000 0000007b:00000002:63020000 +[FPCONF] T rsqrt0.s 00000 0000007d:00000002:63010000 0000007f:00000001:63000000 00000080:00000002:62ff0000 00000082:00000002:62fd0000 00000084:00000002:62fb0000 00000086:00000002:62f90000 00000088:00000002:62f70000 0000008a:00000002:62f60000 +[FPCONF] T rsqrt0.s 00000 0000008c:00000002:62f40000 0000008e:00000002:62f20000 00000090:00000002:62f10000 00000092:00000002:62ef0000 00000094:00000002:62ed0000 00000096:00000002:62ec0000 00000098:00000002:62ea0000 0000009a:00000002:62e90000 +[FPCONF] T rsqrt0.s 00000 0000009c:00000002:62e70000 0000009e:00000002:62e60000 000000a0:00000002:62e40000 000000a2:00000002:62e30000 000000a4:00000002:62e10000 000000a6:00000002:62e00000 000000a8:00000002:62df0000 000000aa:00000002:62dd0000 +[FPCONF] T rsqrt0.s 00000 000000ac:00000002:62dc0000 000000ae:00000002:62db0000 000000b0:00000002:62da0000 000000b2:00000002:62d80000 000000b4:00000002:62d70000 000000b6:00000002:62d60000 000000b8:00000002:62d50000 000000ba:00000002:62d40000 +[FPCONF] T rsqrt0.s 00000 000000bc:00000002:62d30000 000000be:00000002:62d20000 000000c0:00000002:62d00000 000000c2:00000002:62cf0000 000000c4:00000002:62ce0000 000000c6:00000002:62cd0000 000000c8:00000002:62cc0000 000000ca:00000002:62cb0000 +[FPCONF] T rsqrt0.s 00000 000000cc:00000002:62ca0000 000000ce:00000002:62c90000 000000d0:00000002:62c80000 000000d2:00000002:62c70000 000000d4:00000004:62c60000 000000d8:00000002:62c50000 000000da:00000002:62c40000 000000dc:00000002:62c30000 +[FPCONF] T rsqrt0.s 00000 000000de:00000002:62c20000 000000e0:00000002:62c10000 000000e2:00000002:62c00000 000000e4:00000004:62bf0000 000000e8:00000002:62be0000 000000ea:00000002:62bd0000 000000ec:00000002:62bc0000 000000ee:00000004:62bb0000 +[FPCONF] T rsqrt0.s 00000 000000f2:00000002:62ba0000 000000f4:00000002:62b90000 000000f6:00000004:62b80000 000000fa:00000002:62b70000 000000fc:00000002:62b60000 000000fe:00000002:62b50000 00000100:00000004:62b40000 00000104:00000004:62b30000 +[FPCONF] T rsqrt0.s 00000 00000108:00000004:62b20000 0000010c:00000004:62b00000 00000110:00000004:62af0000 00000114:00000004:62ae0000 00000118:00000004:62ac0000 0000011c:00000004:62ab0000 00000120:00000004:62aa0000 00000124:00000004:62a90000 +[FPCONF] T rsqrt0.s 00000 00000128:00000004:62a80000 0000012c:00000004:62a70000 00000130:00000004:62a60000 00000134:00000004:62a50000 00000138:00000004:62a30000 0000013c:00000004:62a20000 00000140:00000004:62a10000 00000144:00000004:62a00000 +[FPCONF] T rsqrt0.s 00000 00000148:00000004:629f0000 0000014c:00000008:629e0000 00000154:00000004:629d0000 00000158:00000004:629c0000 0000015c:00000004:629b0000 00000160:00000004:629a0000 00000164:00000004:62990000 00000168:00000004:62980000 +[FPCONF] T rsqrt0.s 00000 0000016c:00000008:62970000 00000174:00000004:62960000 00000178:00000004:62950000 0000017c:00000004:62940000 00000180:00000008:62930000 00000188:00000004:62920000 0000018c:00000004:62910000 00000190:00000008:62900000 +[FPCONF] T rsqrt0.s 00000 00000198:00000004:628f0000 0000019c:00000008:628e0000 000001a4:00000004:628d0000 000001a8:00000008:628c0000 000001b0:00000004:628b0000 000001b4:00000008:628a0000 000001bc:00000008:62890000 000001c4:00000004:62880000 +[FPCONF] T rsqrt0.s 00000 000001c8:00000008:62870000 000001d0:00000008:62860000 000001d8:00000004:62850000 000001dc:00000008:62840000 000001e4:00000008:62830000 000001ec:00000008:62820000 000001f4:00000008:62810000 000001fc:00000004:62800000 +[FPCONF] T rsqrt0.s 00000 00000200:00000008:627f0000 00000208:00000008:627d0000 00000210:00000008:627b0000 00000218:00000008:62790000 00000220:00000008:62770000 00000228:00000008:62760000 00000230:00000008:62740000 00000238:00000008:62720000 +[FPCONF] T rsqrt0.s 00000 00000240:00000008:62710000 00000248:00000008:626f0000 00000250:00000008:626d0000 00000258:00000008:626c0000 00000260:00000008:626a0000 00000268:00000008:62690000 00000270:00000008:62670000 00000278:00000008:62660000 +[FPCONF] T rsqrt0.s 00000 00000280:00000008:62640000 00000288:00000008:62630000 00000290:00000008:62610000 00000298:00000008:62600000 000002a0:00000008:625f0000 000002a8:00000008:625d0000 000002b0:00000008:625c0000 000002b8:00000008:625b0000 +[FPCONF] T rsqrt0.s 00000 000002c0:00000008:625a0000 000002c8:00000008:62580000 000002d0:00000008:62570000 000002d8:00000008:62560000 000002e0:00000008:62550000 000002e8:00000008:62540000 000002f0:00000008:62530000 000002f8:00000008:62520000 +[FPCONF] T rsqrt0.s 00000 00000300:00000008:62500000 00000308:00000008:624f0000 00000310:00000008:624e0000 00000318:00000008:624d0000 00000320:00000008:624c0000 00000328:00000008:624b0000 00000330:00000008:624a0000 00000338:00000008:62490000 +[FPCONF] T rsqrt0.s 00000 00000340:00000008:62480000 00000348:00000008:62470000 00000350:00000010:62460000 00000360:00000008:62450000 00000368:00000008:62440000 00000370:00000008:62430000 00000378:00000008:62420000 00000380:00000008:62410000 +[FPCONF] T rsqrt0.s 00000 00000388:00000008:62400000 00000390:00000010:623f0000 000003a0:00000008:623e0000 000003a8:00000008:623d0000 000003b0:00000008:623c0000 000003b8:00000010:623b0000 000003c8:00000008:623a0000 000003d0:00000008:62390000 +[FPCONF] T rsqrt0.s 00000 000003d8:00000010:62380000 000003e8:00000008:62370000 000003f0:00000008:62360000 000003f8:00000008:62350000 00000400:00000010:62340000 00000410:00000010:62330000 00000420:00000010:62320000 00000430:00000010:62300000 +[FPCONF] T rsqrt0.s 00000 00000440:00000010:622f0000 00000450:00000010:622e0000 00000460:00000010:622c0000 00000470:00000010:622b0000 00000480:00000010:622a0000 00000490:00000010:62290000 000004a0:00000010:62280000 000004b0:00000010:62270000 +[FPCONF] T rsqrt0.s 00000 000004c0:00000010:62260000 000004d0:00000010:62250000 000004e0:00000010:62230000 000004f0:00000010:62220000 00000500:00000010:62210000 00000510:00000010:62200000 00000520:00000010:621f0000 00000530:00000020:621e0000 +[FPCONF] T rsqrt0.s 00000 00000550:00000010:621d0000 00000560:00000010:621c0000 00000570:00000010:621b0000 00000580:00000010:621a0000 00000590:00000010:62190000 000005a0:00000010:62180000 000005b0:00000020:62170000 000005d0:00000010:62160000 +[FPCONF] T rsqrt0.s 00000 000005e0:00000010:62150000 000005f0:00000010:62140000 00000600:00000020:62130000 00000620:00000010:62120000 00000630:00000010:62110000 00000640:00000020:62100000 00000660:00000010:620f0000 00000670:00000020:620e0000 +[FPCONF] T rsqrt0.s 00000 00000690:00000010:620d0000 000006a0:00000020:620c0000 000006c0:00000010:620b0000 000006d0:00000020:620a0000 000006f0:00000020:62090000 00000710:00000010:62080000 00000720:00000020:62070000 00000740:00000020:62060000 +[FPCONF] T rsqrt0.s 00000 00000760:00000010:62050000 00000770:00000020:62040000 00000790:00000020:62030000 000007b0:00000020:62020000 000007d0:00000020:62010000 000007f0:00000010:62000000 00000800:00000020:61ff0000 00000820:00000020:61fd0000 +[FPCONF] T rsqrt0.s 00000 00000840:00000020:61fb0000 00000860:00000020:61f90000 00000880:00000020:61f70000 000008a0:00000020:61f60000 000008c0:00000020:61f40000 000008e0:00000020:61f20000 00000900:00000020:61f10000 00000920:00000020:61ef0000 +[FPCONF] T rsqrt0.s 00000 00000940:00000020:61ed0000 00000960:00000020:61ec0000 00000980:00000020:61ea0000 000009a0:00000020:61e90000 000009c0:00000020:61e70000 000009e0:00000020:61e60000 00000a00:00000020:61e40000 00000a20:00000020:61e30000 +[FPCONF] T rsqrt0.s 00000 00000a40:00000020:61e10000 00000a60:00000020:61e00000 00000a80:00000020:61df0000 00000aa0:00000020:61dd0000 00000ac0:00000020:61dc0000 00000ae0:00000020:61db0000 00000b00:00000020:61da0000 00000b20:00000020:61d80000 +[FPCONF] T rsqrt0.s 00000 00000b40:00000020:61d70000 00000b60:00000020:61d60000 00000b80:00000020:61d50000 00000ba0:00000020:61d40000 00000bc0:00000020:61d30000 00000be0:00000020:61d20000 00000c00:00000020:61d00000 00000c20:00000020:61cf0000 +[FPCONF] T rsqrt0.s 00000 00000c40:00000020:61ce0000 00000c60:00000020:61cd0000 00000c80:00000020:61cc0000 00000ca0:00000020:61cb0000 00000cc0:00000020:61ca0000 00000ce0:00000020:61c90000 00000d00:00000020:61c80000 00000d20:00000020:61c70000 +[FPCONF] T rsqrt0.s 00000 00000d40:00000040:61c60000 00000d80:00000020:61c50000 00000da0:00000020:61c40000 00000dc0:00000020:61c30000 00000de0:00000020:61c20000 00000e00:00000020:61c10000 00000e20:00000020:61c00000 00000e40:00000040:61bf0000 +[FPCONF] T rsqrt0.s 00000 00000e80:00000020:61be0000 00000ea0:00000020:61bd0000 00000ec0:00000020:61bc0000 00000ee0:00000040:61bb0000 00000f20:00000020:61ba0000 00000f40:00000020:61b90000 00000f60:00000040:61b80000 00000fa0:00000020:61b70000 +[FPCONF] T rsqrt0.s 00000 00000fc0:00000020:61b60000 00000fe0:00000020:61b50000 00001000:00000040:61b40000 00001040:00000040:61b30000 00001080:00000040:61b20000 000010c0:00000040:61b00000 00001100:00000040:61af0000 00001140:00000040:61ae0000 +[FPCONF] T rsqrt0.s 00000 00001180:00000040:61ac0000 000011c0:00000040:61ab0000 00001200:00000040:61aa0000 00001240:00000040:61a90000 00001280:00000040:61a80000 000012c0:00000040:61a70000 00001300:00000040:61a60000 00001340:00000040:61a50000 +[FPCONF] T rsqrt0.s 00000 00001380:00000040:61a30000 000013c0:00000040:61a20000 00001400:00000040:61a10000 00001440:00000040:61a00000 00001480:00000040:619f0000 000014c0:00000080:619e0000 00001540:00000040:619d0000 00001580:00000040:619c0000 +[FPCONF] T rsqrt0.s 00000 000015c0:00000040:619b0000 00001600:00000040:619a0000 00001640:00000040:61990000 00001680:00000040:61980000 000016c0:00000080:61970000 00001740:00000040:61960000 00001780:00000040:61950000 000017c0:00000040:61940000 +[FPCONF] T rsqrt0.s 00000 00001800:00000080:61930000 00001880:00000040:61920000 000018c0:00000040:61910000 00001900:00000080:61900000 00001980:00000040:618f0000 000019c0:00000080:618e0000 00001a40:00000040:618d0000 00001a80:00000080:618c0000 +[FPCONF] T rsqrt0.s 00000 00001b00:00000040:618b0000 00001b40:00000080:618a0000 00001bc0:00000080:61890000 00001c40:00000040:61880000 00001c80:00000080:61870000 00001d00:00000080:61860000 00001d80:00000040:61850000 00001dc0:00000080:61840000 +[FPCONF] T rsqrt0.s 00000 00001e40:00000080:61830000 00001ec0:00000080:61820000 00001f40:00000080:61810000 00001fc0:00000040:61800000 00002000:00000080:617f0000 00002080:00000080:617d0000 00002100:00000080:617b0000 00002180:00000080:61790000 +[FPCONF] T rsqrt0.s 00000 00002200:00000080:61770000 00002280:00000080:61760000 00002300:00000080:61740000 00002380:00000080:61720000 00002400:00000080:61710000 00002480:00000080:616f0000 00002500:00000080:616d0000 00002580:00000080:616c0000 +[FPCONF] T rsqrt0.s 00000 00002600:00000080:616a0000 00002680:00000080:61690000 00002700:00000080:61670000 00002780:00000080:61660000 00002800:00000080:61640000 00002880:00000080:61630000 00002900:00000080:61610000 00002980:00000080:61600000 +[FPCONF] T rsqrt0.s 00000 00002a00:00000080:615f0000 00002a80:00000080:615d0000 00002b00:00000080:615c0000 00002b80:00000080:615b0000 00002c00:00000080:615a0000 00002c80:00000080:61580000 00002d00:00000080:61570000 00002d80:00000080:61560000 +[FPCONF] T rsqrt0.s 00000 00002e00:00000080:61550000 00002e80:00000080:61540000 00002f00:00000080:61530000 00002f80:00000080:61520000 00003000:00000080:61500000 00003080:00000080:614f0000 00003100:00000080:614e0000 00003180:00000080:614d0000 +[FPCONF] T rsqrt0.s 00000 00003200:00000080:614c0000 00003280:00000080:614b0000 00003300:00000080:614a0000 00003380:00000080:61490000 00003400:00000080:61480000 00003480:00000080:61470000 00003500:00000100:61460000 00003600:00000080:61450000 +[FPCONF] T rsqrt0.s 00000 00003680:00000080:61440000 00003700:00000080:61430000 00003780:00000080:61420000 00003800:00000080:61410000 00003880:00000080:61400000 00003900:00000100:613f0000 00003a00:00000080:613e0000 00003a80:00000080:613d0000 +[FPCONF] T rsqrt0.s 00000 00003b00:00000080:613c0000 00003b80:00000100:613b0000 00003c80:00000080:613a0000 00003d00:00000080:61390000 00003d80:00000100:61380000 00003e80:00000080:61370000 00003f00:00000080:61360000 00003f80:00000080:61350000 +[FPCONF] T rsqrt0.s 00000 00004000:00000100:61340000 00004100:00000100:61330000 00004200:00000100:61320000 00004300:00000100:61300000 00004400:00000100:612f0000 00004500:00000100:612e0000 00004600:00000100:612c0000 00004700:00000100:612b0000 +[FPCONF] T rsqrt0.s 00000 00004800:00000100:612a0000 00004900:00000100:61290000 00004a00:00000100:61280000 00004b00:00000100:61270000 00004c00:00000100:61260000 00004d00:00000100:61250000 00004e00:00000100:61230000 00004f00:00000100:61220000 +[FPCONF] T rsqrt0.s 00000 00005000:00000100:61210000 00005100:00000100:61200000 00005200:00000100:611f0000 00005300:00000200:611e0000 00005500:00000100:611d0000 00005600:00000100:611c0000 00005700:00000100:611b0000 00005800:00000100:611a0000 +[FPCONF] T rsqrt0.s 00000 00005900:00000100:61190000 00005a00:00000100:61180000 00005b00:00000200:61170000 00005d00:00000100:61160000 00005e00:00000100:61150000 00005f00:00000100:61140000 00006000:00000200:61130000 00006200:00000100:61120000 +[FPCONF] T rsqrt0.s 00000 00006300:00000100:61110000 00006400:00000200:61100000 00006600:00000100:610f0000 00006700:00000200:610e0000 00006900:00000100:610d0000 00006a00:00000200:610c0000 00006c00:00000100:610b0000 00006d00:00000200:610a0000 +[FPCONF] T rsqrt0.s 00000 00006f00:00000200:61090000 00007100:00000100:61080000 00007200:00000200:61070000 00007400:00000200:61060000 00007600:00000100:61050000 00007700:00000200:61040000 00007900:00000200:61030000 00007b00:00000200:61020000 +[FPCONF] T rsqrt0.s 00000 00007d00:00000200:61010000 00007f00:00000100:61000000 00008000:00000200:60ff0000 00008200:00000200:60fd0000 00008400:00000200:60fb0000 00008600:00000200:60f90000 00008800:00000200:60f70000 00008a00:00000200:60f60000 +[FPCONF] T rsqrt0.s 00000 00008c00:00000200:60f40000 00008e00:00000200:60f20000 00009000:00000200:60f10000 00009200:00000200:60ef0000 00009400:00000200:60ed0000 00009600:00000200:60ec0000 00009800:00000200:60ea0000 00009a00:00000200:60e90000 +[FPCONF] T rsqrt0.s 00000 00009c00:00000200:60e70000 00009e00:00000200:60e60000 0000a000:00000200:60e40000 0000a200:00000200:60e30000 0000a400:00000200:60e10000 0000a600:00000200:60e00000 0000a800:00000200:60df0000 0000aa00:00000200:60dd0000 +[FPCONF] T rsqrt0.s 00000 0000ac00:00000200:60dc0000 0000ae00:00000200:60db0000 0000b000:00000200:60da0000 0000b200:00000200:60d80000 0000b400:00000200:60d70000 0000b600:00000200:60d60000 0000b800:00000200:60d50000 0000ba00:00000200:60d40000 +[FPCONF] T rsqrt0.s 00000 0000bc00:00000200:60d30000 0000be00:00000200:60d20000 0000c000:00000200:60d00000 0000c200:00000200:60cf0000 0000c400:00000200:60ce0000 0000c600:00000200:60cd0000 0000c800:00000200:60cc0000 0000ca00:00000200:60cb0000 +[FPCONF] T rsqrt0.s 00000 0000cc00:00000200:60ca0000 0000ce00:00000200:60c90000 0000d000:00000200:60c80000 0000d200:00000200:60c70000 0000d400:00000400:60c60000 0000d800:00000200:60c50000 0000da00:00000200:60c40000 0000dc00:00000200:60c30000 +[FPCONF] T rsqrt0.s 00000 0000de00:00000200:60c20000 0000e000:00000200:60c10000 0000e200:00000200:60c00000 0000e400:00000400:60bf0000 0000e800:00000200:60be0000 0000ea00:00000200:60bd0000 0000ec00:00000200:60bc0000 0000ee00:00000400:60bb0000 +[FPCONF] T rsqrt0.s 00000 0000f200:00000200:60ba0000 0000f400:00000200:60b90000 0000f600:00000400:60b80000 0000fa00:00000200:60b70000 0000fc00:00000200:60b60000 0000fe00:00000200:60b50000 00010000:00000400:60b40000 00010400:00000400:60b30000 +[FPCONF] T rsqrt0.s 00000 00010800:00000400:60b20000 00010c00:00000400:60b00000 00011000:00000400:60af0000 00011400:00000400:60ae0000 00011800:00000400:60ac0000 00011c00:00000400:60ab0000 00012000:00000400:60aa0000 00012400:00000400:60a90000 +[FPCONF] T rsqrt0.s 00000 00012800:00000400:60a80000 00012c00:00000400:60a70000 00013000:00000400:60a60000 00013400:00000400:60a50000 00013800:00000400:60a30000 00013c00:00000400:60a20000 00014000:00000400:60a10000 00014400:00000400:60a00000 +[FPCONF] T rsqrt0.s 00000 00014800:00000400:609f0000 00014c00:00000800:609e0000 00015400:00000400:609d0000 00015800:00000400:609c0000 00015c00:00000400:609b0000 00016000:00000400:609a0000 00016400:00000400:60990000 00016800:00000400:60980000 +[FPCONF] T rsqrt0.s 00000 00016c00:00000800:60970000 00017400:00000400:60960000 00017800:00000400:60950000 00017c00:00000400:60940000 00018000:00000800:60930000 00018800:00000400:60920000 00018c00:00000400:60910000 00019000:00000800:60900000 +[FPCONF] T rsqrt0.s 00000 00019800:00000400:608f0000 00019c00:00000800:608e0000 0001a400:00000400:608d0000 0001a800:00000800:608c0000 0001b000:00000400:608b0000 0001b400:00000800:608a0000 0001bc00:00000800:60890000 0001c400:00000400:60880000 +[FPCONF] T rsqrt0.s 00000 0001c800:00000800:60870000 0001d000:00000800:60860000 0001d800:00000400:60850000 0001dc00:00000800:60840000 0001e400:00000800:60830000 0001ec00:00000800:60820000 0001f400:00000800:60810000 0001fc00:00000400:60800000 +[FPCONF] T rsqrt0.s 00000 00020000:00000800:607f0000 00020800:00000800:607d0000 00021000:00000800:607b0000 00021800:00000800:60790000 00022000:00000800:60770000 00022800:00000800:60760000 00023000:00000800:60740000 00023800:00000800:60720000 +[FPCONF] T rsqrt0.s 00000 00024000:00000800:60710000 00024800:00000800:606f0000 00025000:00000800:606d0000 00025800:00000800:606c0000 00026000:00000800:606a0000 00026800:00000800:60690000 00027000:00000800:60670000 00027800:00000800:60660000 +[FPCONF] T rsqrt0.s 00000 00028000:00000800:60640000 00028800:00000800:60630000 00029000:00000800:60610000 00029800:00000800:60600000 0002a000:00000800:605f0000 0002a800:00000800:605d0000 0002b000:00000800:605c0000 0002b800:00000800:605b0000 +[FPCONF] T rsqrt0.s 00000 0002c000:00000800:605a0000 0002c800:00000800:60580000 0002d000:00000800:60570000 0002d800:00000800:60560000 0002e000:00000800:60550000 0002e800:00000800:60540000 0002f000:00000800:60530000 0002f800:00000800:60520000 +[FPCONF] T rsqrt0.s 00000 00030000:00000800:60500000 00030800:00000800:604f0000 00031000:00000800:604e0000 00031800:00000800:604d0000 00032000:00000800:604c0000 00032800:00000800:604b0000 00033000:00000800:604a0000 00033800:00000800:60490000 +[FPCONF] T rsqrt0.s 00000 00034000:00000800:60480000 00034800:00000800:60470000 00035000:00001000:60460000 00036000:00000800:60450000 00036800:00000800:60440000 00037000:00000800:60430000 00037800:00000800:60420000 00038000:00000800:60410000 +[FPCONF] T rsqrt0.s 00000 00038800:00000800:60400000 00039000:00001000:603f0000 0003a000:00000800:603e0000 0003a800:00000800:603d0000 0003b000:00000800:603c0000 0003b800:00001000:603b0000 0003c800:00000800:603a0000 0003d000:00000800:60390000 +[FPCONF] T rsqrt0.s 00000 0003d800:00001000:60380000 0003e800:00000800:60370000 0003f000:00000800:60360000 0003f800:00000800:60350000 00040000:00001000:60340000 00041000:00001000:60330000 00042000:00001000:60320000 00043000:00001000:60300000 +[FPCONF] T rsqrt0.s 00000 00044000:00001000:602f0000 00045000:00001000:602e0000 00046000:00001000:602c0000 00047000:00001000:602b0000 00048000:00001000:602a0000 00049000:00001000:60290000 0004a000:00001000:60280000 0004b000:00001000:60270000 +[FPCONF] T rsqrt0.s 00000 0004c000:00001000:60260000 0004d000:00001000:60250000 0004e000:00001000:60230000 0004f000:00001000:60220000 00050000:00001000:60210000 00051000:00001000:60200000 00052000:00001000:601f0000 00053000:00002000:601e0000 +[FPCONF] T rsqrt0.s 00000 00055000:00001000:601d0000 00056000:00001000:601c0000 00057000:00001000:601b0000 00058000:00001000:601a0000 00059000:00001000:60190000 0005a000:00001000:60180000 0005b000:00002000:60170000 0005d000:00001000:60160000 +[FPCONF] T rsqrt0.s 00000 0005e000:00001000:60150000 0005f000:00001000:60140000 00060000:00002000:60130000 00062000:00001000:60120000 00063000:00001000:60110000 00064000:00002000:60100000 00066000:00001000:600f0000 00067000:00002000:600e0000 +[FPCONF] T rsqrt0.s 00000 00069000:00001000:600d0000 0006a000:00002000:600c0000 0006c000:00001000:600b0000 0006d000:00002000:600a0000 0006f000:00002000:60090000 00071000:00001000:60080000 00072000:00002000:60070000 00074000:00002000:60060000 +[FPCONF] T rsqrt0.s 00000 00076000:00001000:60050000 00077000:00002000:60040000 00079000:00002000:60030000 0007b000:00002000:60020000 0007d000:00002000:60010000 0007f000:00001000:60000000 00080000:00002000:5fff0000 00082000:00002000:5ffd0000 +[FPCONF] T rsqrt0.s 00000 00084000:00002000:5ffb0000 00086000:00002000:5ff90000 00088000:00002000:5ff70000 0008a000:00002000:5ff60000 0008c000:00002000:5ff40000 0008e000:00002000:5ff20000 00090000:00002000:5ff10000 00092000:00002000:5fef0000 +[FPCONF] T rsqrt0.s 00000 00094000:00002000:5fed0000 00096000:00002000:5fec0000 00098000:00002000:5fea0000 0009a000:00002000:5fe90000 0009c000:00002000:5fe70000 0009e000:00002000:5fe60000 000a0000:00002000:5fe40000 000a2000:00002000:5fe30000 +[FPCONF] T rsqrt0.s 00000 000a4000:00002000:5fe10000 000a6000:00002000:5fe00000 000a8000:00002000:5fdf0000 000aa000:00002000:5fdd0000 000ac000:00002000:5fdc0000 000ae000:00002000:5fdb0000 000b0000:00002000:5fda0000 000b2000:00002000:5fd80000 +[FPCONF] T rsqrt0.s 00000 000b4000:00002000:5fd70000 000b6000:00002000:5fd60000 000b8000:00002000:5fd50000 000ba000:00002000:5fd40000 000bc000:00002000:5fd30000 000be000:00002000:5fd20000 000c0000:00002000:5fd00000 000c2000:00002000:5fcf0000 +[FPCONF] T rsqrt0.s 00000 000c4000:00002000:5fce0000 000c6000:00002000:5fcd0000 000c8000:00002000:5fcc0000 000ca000:00002000:5fcb0000 000cc000:00002000:5fca0000 000ce000:00002000:5fc90000 000d0000:00002000:5fc80000 000d2000:00002000:5fc70000 +[FPCONF] T rsqrt0.s 00000 000d4000:00004000:5fc60000 000d8000:00002000:5fc50000 000da000:00002000:5fc40000 000dc000:00002000:5fc30000 000de000:00002000:5fc20000 000e0000:00002000:5fc10000 000e2000:00002000:5fc00000 000e4000:00004000:5fbf0000 +[FPCONF] T rsqrt0.s 00000 000e8000:00002000:5fbe0000 000ea000:00002000:5fbd0000 000ec000:00002000:5fbc0000 000ee000:00004000:5fbb0000 000f2000:00002000:5fba0000 000f4000:00002000:5fb90000 000f6000:00004000:5fb80000 000fa000:00002000:5fb70000 +[FPCONF] T rsqrt0.s 00000 000fc000:00002000:5fb60000 000fe000:00002000:5fb50000 00100000:00004000:5fb40000 00104000:00004000:5fb30000 00108000:00004000:5fb20000 0010c000:00004000:5fb00000 00110000:00004000:5faf0000 00114000:00004000:5fae0000 +[FPCONF] T rsqrt0.s 00000 00118000:00004000:5fac0000 0011c000:00004000:5fab0000 00120000:00004000:5faa0000 00124000:00004000:5fa90000 00128000:00004000:5fa80000 0012c000:00004000:5fa70000 00130000:00004000:5fa60000 00134000:00004000:5fa50000 +[FPCONF] T rsqrt0.s 00000 00138000:00004000:5fa30000 0013c000:00004000:5fa20000 00140000:00004000:5fa10000 00144000:00004000:5fa00000 00148000:00004000:5f9f0000 0014c000:00008000:5f9e0000 00154000:00004000:5f9d0000 00158000:00004000:5f9c0000 +[FPCONF] T rsqrt0.s 00000 0015c000:00004000:5f9b0000 00160000:00004000:5f9a0000 00164000:00004000:5f990000 00168000:00004000:5f980000 0016c000:00008000:5f970000 00174000:00004000:5f960000 00178000:00004000:5f950000 0017c000:00004000:5f940000 +[FPCONF] T rsqrt0.s 00000 00180000:00008000:5f930000 00188000:00004000:5f920000 0018c000:00004000:5f910000 00190000:00008000:5f900000 00198000:00004000:5f8f0000 0019c000:00008000:5f8e0000 001a4000:00004000:5f8d0000 001a8000:00008000:5f8c0000 +[FPCONF] T rsqrt0.s 00000 001b0000:00004000:5f8b0000 001b4000:00008000:5f8a0000 001bc000:00008000:5f890000 001c4000:00004000:5f880000 001c8000:00008000:5f870000 001d0000:00008000:5f860000 001d8000:00004000:5f850000 001dc000:00008000:5f840000 +[FPCONF] T rsqrt0.s 00000 001e4000:00008000:5f830000 001ec000:00008000:5f820000 001f4000:00008000:5f810000 001fc000:00004000:5f800000 00200000:00008000:5f7f0000 00208000:00008000:5f7d0000 00210000:00008000:5f7b0000 00218000:00008000:5f790000 +[FPCONF] T rsqrt0.s 00000 00220000:00008000:5f770000 00228000:00008000:5f760000 00230000:00008000:5f740000 00238000:00008000:5f720000 00240000:00008000:5f710000 00248000:00008000:5f6f0000 00250000:00008000:5f6d0000 00258000:00008000:5f6c0000 +[FPCONF] T rsqrt0.s 00000 00260000:00008000:5f6a0000 00268000:00008000:5f690000 00270000:00008000:5f670000 00278000:00008000:5f660000 00280000:00008000:5f640000 00288000:00008000:5f630000 00290000:00008000:5f610000 00298000:00008000:5f600000 +[FPCONF] T rsqrt0.s 00000 002a0000:00008000:5f5f0000 002a8000:00008000:5f5d0000 002b0000:00008000:5f5c0000 002b8000:00008000:5f5b0000 002c0000:00008000:5f5a0000 002c8000:00008000:5f580000 002d0000:00008000:5f570000 002d8000:00008000:5f560000 +[FPCONF] T rsqrt0.s 00000 002e0000:00008000:5f550000 002e8000:00008000:5f540000 002f0000:00008000:5f530000 002f8000:00008000:5f520000 00300000:00008000:5f500000 00308000:00008000:5f4f0000 00310000:00008000:5f4e0000 00318000:00008000:5f4d0000 +[FPCONF] T rsqrt0.s 00000 00320000:00008000:5f4c0000 00328000:00008000:5f4b0000 00330000:00008000:5f4a0000 00338000:00008000:5f490000 00340000:00008000:5f480000 00348000:00008000:5f470000 00350000:00010000:5f460000 00360000:00008000:5f450000 +[FPCONF] T rsqrt0.s 00000 00368000:00008000:5f440000 00370000:00008000:5f430000 00378000:00008000:5f420000 00380000:00008000:5f410000 00388000:00008000:5f400000 00390000:00010000:5f3f0000 003a0000:00008000:5f3e0000 003a8000:00008000:5f3d0000 +[FPCONF] T rsqrt0.s 00000 003b0000:00008000:5f3c0000 003b8000:00010000:5f3b0000 003c8000:00008000:5f3a0000 003d0000:00008000:5f390000 003d8000:00010000:5f380000 003e8000:00008000:5f370000 003f0000:00008000:5f360000 003f8000:00008000:5f350000 +[FPCONF] T rsqrt0.s 00000 00400000:00010000:5f340000 00410000:00010000:5f330000 00420000:00010000:5f320000 00430000:00010000:5f300000 00440000:00010000:5f2f0000 00450000:00010000:5f2e0000 00460000:00010000:5f2c0000 00470000:00010000:5f2b0000 +[FPCONF] T rsqrt0.s 00000 00480000:00010000:5f2a0000 00490000:00010000:5f290000 004a0000:00010000:5f280000 004b0000:00010000:5f270000 004c0000:00010000:5f260000 004d0000:00010000:5f250000 004e0000:00010000:5f230000 004f0000:00010000:5f220000 +[FPCONF] T rsqrt0.s 00000 00500000:00010000:5f210000 00510000:00010000:5f200000 00520000:00010000:5f1f0000 00530000:00020000:5f1e0000 00550000:00010000:5f1d0000 00560000:00010000:5f1c0000 00570000:00010000:5f1b0000 00580000:00010000:5f1a0000 +[FPCONF] T rsqrt0.s 00000 00590000:00010000:5f190000 005a0000:00010000:5f180000 005b0000:00020000:5f170000 005d0000:00010000:5f160000 005e0000:00010000:5f150000 005f0000:00010000:5f140000 00600000:00020000:5f130000 00620000:00010000:5f120000 +[FPCONF] T rsqrt0.s 00000 00630000:00010000:5f110000 00640000:00020000:5f100000 00660000:00010000:5f0f0000 00670000:00020000:5f0e0000 00690000:00010000:5f0d0000 006a0000:00020000:5f0c0000 006c0000:00010000:5f0b0000 006d0000:00020000:5f0a0000 +[FPCONF] T rsqrt0.s 00000 006f0000:00020000:5f090000 00710000:00010000:5f080000 00720000:00020000:5f070000 00740000:00020000:5f060000 00760000:00010000:5f050000 00770000:00020000:5f040000 00790000:00020000:5f030000 007b0000:00020000:5f020000 +[FPCONF] T rsqrt0.s 00000 007d0000:00020000:5f010000 007f0000:00010000:5f000000 +[FPCONF] END table=rsqrt0.s exp=0 sign=0 runs=994 aborted=0 +[FPCONF] TABLE op=rsqrt0.s exp=1 sign=0 significand-bits=23 +[FPCONF] T rsqrt0.s 00001 00000000:00020000:5eff0000 00020000:00020000:5efd0000 00040000:00020000:5efb0000 00060000:00020000:5ef90000 00080000:00020000:5ef70000 000a0000:00020000:5ef60000 000c0000:00020000:5ef40000 000e0000:00020000:5ef20000 +[FPCONF] T rsqrt0.s 00001 00100000:00020000:5ef10000 00120000:00020000:5eef0000 00140000:00020000:5eed0000 00160000:00020000:5eec0000 00180000:00020000:5eea0000 001a0000:00020000:5ee90000 001c0000:00020000:5ee70000 001e0000:00020000:5ee60000 +[FPCONF] T rsqrt0.s 00001 00200000:00020000:5ee40000 00220000:00020000:5ee30000 00240000:00020000:5ee10000 00260000:00020000:5ee00000 00280000:00020000:5edf0000 002a0000:00020000:5edd0000 002c0000:00020000:5edc0000 002e0000:00020000:5edb0000 +[FPCONF] T rsqrt0.s 00001 00300000:00020000:5eda0000 00320000:00020000:5ed80000 00340000:00020000:5ed70000 00360000:00020000:5ed60000 00380000:00020000:5ed50000 003a0000:00020000:5ed40000 003c0000:00020000:5ed30000 003e0000:00020000:5ed20000 +[FPCONF] T rsqrt0.s 00001 00400000:00020000:5ed00000 00420000:00020000:5ecf0000 00440000:00020000:5ece0000 00460000:00020000:5ecd0000 00480000:00020000:5ecc0000 004a0000:00020000:5ecb0000 004c0000:00020000:5eca0000 004e0000:00020000:5ec90000 +[FPCONF] T rsqrt0.s 00001 00500000:00020000:5ec80000 00520000:00020000:5ec70000 00540000:00040000:5ec60000 00580000:00020000:5ec50000 005a0000:00020000:5ec40000 005c0000:00020000:5ec30000 005e0000:00020000:5ec20000 00600000:00020000:5ec10000 +[FPCONF] T rsqrt0.s 00001 00620000:00020000:5ec00000 00640000:00040000:5ebf0000 00680000:00020000:5ebe0000 006a0000:00020000:5ebd0000 006c0000:00020000:5ebc0000 006e0000:00040000:5ebb0000 00720000:00020000:5eba0000 00740000:00020000:5eb90000 +[FPCONF] T rsqrt0.s 00001 00760000:00040000:5eb80000 007a0000:00020000:5eb70000 007c0000:00020000:5eb60000 007e0000:00020000:5eb50000 +[FPCONF] END table=rsqrt0.s exp=1 sign=0 runs=60 aborted=0 +[FPCONF] TABLE op=rsqrt0.s exp=2 sign=0 significand-bits=23 +[FPCONF] T rsqrt0.s 00002 00000000:00020000:5eb40000 00020000:00020000:5eb30000 00040000:00020000:5eb20000 00060000:00020000:5eb00000 00080000:00020000:5eaf0000 000a0000:00020000:5eae0000 000c0000:00020000:5eac0000 000e0000:00020000:5eab0000 +[FPCONF] T rsqrt0.s 00002 00100000:00020000:5eaa0000 00120000:00020000:5ea90000 00140000:00020000:5ea80000 00160000:00020000:5ea70000 00180000:00020000:5ea60000 001a0000:00020000:5ea50000 001c0000:00020000:5ea30000 001e0000:00020000:5ea20000 +[FPCONF] T rsqrt0.s 00002 00200000:00020000:5ea10000 00220000:00020000:5ea00000 00240000:00020000:5e9f0000 00260000:00040000:5e9e0000 002a0000:00020000:5e9d0000 002c0000:00020000:5e9c0000 002e0000:00020000:5e9b0000 00300000:00020000:5e9a0000 +[FPCONF] T rsqrt0.s 00002 00320000:00020000:5e990000 00340000:00020000:5e980000 00360000:00040000:5e970000 003a0000:00020000:5e960000 003c0000:00020000:5e950000 003e0000:00020000:5e940000 00400000:00040000:5e930000 00440000:00020000:5e920000 +[FPCONF] T rsqrt0.s 00002 00460000:00020000:5e910000 00480000:00040000:5e900000 004c0000:00020000:5e8f0000 004e0000:00040000:5e8e0000 00520000:00020000:5e8d0000 00540000:00040000:5e8c0000 00580000:00020000:5e8b0000 005a0000:00040000:5e8a0000 +[FPCONF] T rsqrt0.s 00002 005e0000:00040000:5e890000 00620000:00020000:5e880000 00640000:00040000:5e870000 00680000:00040000:5e860000 006c0000:00020000:5e850000 006e0000:00040000:5e840000 00720000:00040000:5e830000 00760000:00040000:5e820000 +[FPCONF] T rsqrt0.s 00002 007a0000:00040000:5e810000 007e0000:00020000:5e800000 +[FPCONF] END table=rsqrt0.s exp=2 sign=0 runs=50 aborted=0 +[FPCONF] TABLE op=rsqrt0.s exp=60 sign=0 significand-bits=23 +[FPCONF] T rsqrt0.s 00060 00000000:00020000:50340000 00020000:00020000:50330000 00040000:00020000:50320000 00060000:00020000:50300000 00080000:00020000:502f0000 000a0000:00020000:502e0000 000c0000:00020000:502c0000 000e0000:00020000:502b0000 +[FPCONF] T rsqrt0.s 00060 00100000:00020000:502a0000 00120000:00020000:50290000 00140000:00020000:50280000 00160000:00020000:50270000 00180000:00020000:50260000 001a0000:00020000:50250000 001c0000:00020000:50230000 001e0000:00020000:50220000 +[FPCONF] T rsqrt0.s 00060 00200000:00020000:50210000 00220000:00020000:50200000 00240000:00020000:501f0000 00260000:00040000:501e0000 002a0000:00020000:501d0000 002c0000:00020000:501c0000 002e0000:00020000:501b0000 00300000:00020000:501a0000 +[FPCONF] T rsqrt0.s 00060 00320000:00020000:50190000 00340000:00020000:50180000 00360000:00040000:50170000 003a0000:00020000:50160000 003c0000:00020000:50150000 003e0000:00020000:50140000 00400000:00040000:50130000 00440000:00020000:50120000 +[FPCONF] T rsqrt0.s 00060 00460000:00020000:50110000 00480000:00040000:50100000 004c0000:00020000:500f0000 004e0000:00040000:500e0000 00520000:00020000:500d0000 00540000:00040000:500c0000 00580000:00020000:500b0000 005a0000:00040000:500a0000 +[FPCONF] T rsqrt0.s 00060 005e0000:00040000:50090000 00620000:00020000:50080000 00640000:00040000:50070000 00680000:00040000:50060000 006c0000:00020000:50050000 006e0000:00040000:50040000 00720000:00040000:50030000 00760000:00040000:50020000 +[FPCONF] T rsqrt0.s 00060 007a0000:00040000:50010000 007e0000:00020000:50000000 +[FPCONF] END table=rsqrt0.s exp=60 sign=0 runs=50 aborted=0 +[FPCONF] TABLE op=rsqrt0.s exp=126 sign=0 significand-bits=23 +[FPCONF] T rsqrt0.s 00126 00000000:00020000:3fb40000 00020000:00020000:3fb30000 00040000:00020000:3fb20000 00060000:00020000:3fb00000 00080000:00020000:3faf0000 000a0000:00020000:3fae0000 000c0000:00020000:3fac0000 000e0000:00020000:3fab0000 +[FPCONF] T rsqrt0.s 00126 00100000:00020000:3faa0000 00120000:00020000:3fa90000 00140000:00020000:3fa80000 00160000:00020000:3fa70000 00180000:00020000:3fa60000 001a0000:00020000:3fa50000 001c0000:00020000:3fa30000 001e0000:00020000:3fa20000 +[FPCONF] T rsqrt0.s 00126 00200000:00020000:3fa10000 00220000:00020000:3fa00000 00240000:00020000:3f9f0000 00260000:00040000:3f9e0000 002a0000:00020000:3f9d0000 002c0000:00020000:3f9c0000 002e0000:00020000:3f9b0000 00300000:00020000:3f9a0000 +[FPCONF] T rsqrt0.s 00126 00320000:00020000:3f990000 00340000:00020000:3f980000 00360000:00040000:3f970000 003a0000:00020000:3f960000 003c0000:00020000:3f950000 003e0000:00020000:3f940000 00400000:00040000:3f930000 00440000:00020000:3f920000 +[FPCONF] T rsqrt0.s 00126 00460000:00020000:3f910000 00480000:00040000:3f900000 004c0000:00020000:3f8f0000 004e0000:00040000:3f8e0000 00520000:00020000:3f8d0000 00540000:00040000:3f8c0000 00580000:00020000:3f8b0000 005a0000:00040000:3f8a0000 +[FPCONF] T rsqrt0.s 00126 005e0000:00040000:3f890000 00620000:00020000:3f880000 00640000:00040000:3f870000 00680000:00040000:3f860000 006c0000:00020000:3f850000 006e0000:00040000:3f840000 00720000:00040000:3f830000 00760000:00040000:3f820000 +[FPCONF] T rsqrt0.s 00126 007a0000:00040000:3f810000 007e0000:00020000:3f800000 +[FPCONF] END table=rsqrt0.s exp=126 sign=0 runs=50 aborted=0 +[FPCONF] TABLE op=rsqrt0.s exp=127 sign=0 significand-bits=23 +[FPCONF] T rsqrt0.s 00127 00000000:00020000:3f7f0000 00020000:00020000:3f7d0000 00040000:00020000:3f7b0000 00060000:00020000:3f790000 00080000:00020000:3f770000 000a0000:00020000:3f760000 000c0000:00020000:3f740000 000e0000:00020000:3f720000 +[FPCONF] T rsqrt0.s 00127 00100000:00020000:3f710000 00120000:00020000:3f6f0000 00140000:00020000:3f6d0000 00160000:00020000:3f6c0000 00180000:00020000:3f6a0000 001a0000:00020000:3f690000 001c0000:00020000:3f670000 001e0000:00020000:3f660000 +[FPCONF] T rsqrt0.s 00127 00200000:00020000:3f640000 00220000:00020000:3f630000 00240000:00020000:3f610000 00260000:00020000:3f600000 00280000:00020000:3f5f0000 002a0000:00020000:3f5d0000 002c0000:00020000:3f5c0000 002e0000:00020000:3f5b0000 +[FPCONF] T rsqrt0.s 00127 00300000:00020000:3f5a0000 00320000:00020000:3f580000 00340000:00020000:3f570000 00360000:00020000:3f560000 00380000:00020000:3f550000 003a0000:00020000:3f540000 003c0000:00020000:3f530000 003e0000:00020000:3f520000 +[FPCONF] T rsqrt0.s 00127 00400000:00020000:3f500000 00420000:00020000:3f4f0000 00440000:00020000:3f4e0000 00460000:00020000:3f4d0000 00480000:00020000:3f4c0000 004a0000:00020000:3f4b0000 004c0000:00020000:3f4a0000 004e0000:00020000:3f490000 +[FPCONF] T rsqrt0.s 00127 00500000:00020000:3f480000 00520000:00020000:3f470000 00540000:00040000:3f460000 00580000:00020000:3f450000 005a0000:00020000:3f440000 005c0000:00020000:3f430000 005e0000:00020000:3f420000 00600000:00020000:3f410000 +[FPCONF] T rsqrt0.s 00127 00620000:00020000:3f400000 00640000:00040000:3f3f0000 00680000:00020000:3f3e0000 006a0000:00020000:3f3d0000 006c0000:00020000:3f3c0000 006e0000:00040000:3f3b0000 00720000:00020000:3f3a0000 00740000:00020000:3f390000 +[FPCONF] T rsqrt0.s 00127 00760000:00040000:3f380000 007a0000:00020000:3f370000 007c0000:00020000:3f360000 007e0000:00020000:3f350000 +[FPCONF] END table=rsqrt0.s exp=127 sign=0 runs=60 aborted=0 +[FPCONF] TABLE op=rsqrt0.s exp=128 sign=0 significand-bits=23 +[FPCONF] T rsqrt0.s 00128 00000000:00020000:3f340000 00020000:00020000:3f330000 00040000:00020000:3f320000 00060000:00020000:3f300000 00080000:00020000:3f2f0000 000a0000:00020000:3f2e0000 000c0000:00020000:3f2c0000 000e0000:00020000:3f2b0000 +[FPCONF] T rsqrt0.s 00128 00100000:00020000:3f2a0000 00120000:00020000:3f290000 00140000:00020000:3f280000 00160000:00020000:3f270000 00180000:00020000:3f260000 001a0000:00020000:3f250000 001c0000:00020000:3f230000 001e0000:00020000:3f220000 +[FPCONF] T rsqrt0.s 00128 00200000:00020000:3f210000 00220000:00020000:3f200000 00240000:00020000:3f1f0000 00260000:00040000:3f1e0000 002a0000:00020000:3f1d0000 002c0000:00020000:3f1c0000 002e0000:00020000:3f1b0000 00300000:00020000:3f1a0000 +[FPCONF] T rsqrt0.s 00128 00320000:00020000:3f190000 00340000:00020000:3f180000 00360000:00040000:3f170000 003a0000:00020000:3f160000 003c0000:00020000:3f150000 003e0000:00020000:3f140000 00400000:00040000:3f130000 00440000:00020000:3f120000 +[FPCONF] T rsqrt0.s 00128 00460000:00020000:3f110000 00480000:00040000:3f100000 004c0000:00020000:3f0f0000 004e0000:00040000:3f0e0000 00520000:00020000:3f0d0000 00540000:00040000:3f0c0000 00580000:00020000:3f0b0000 005a0000:00040000:3f0a0000 +[FPCONF] T rsqrt0.s 00128 005e0000:00040000:3f090000 00620000:00020000:3f080000 00640000:00040000:3f070000 00680000:00040000:3f060000 006c0000:00020000:3f050000 006e0000:00040000:3f040000 00720000:00040000:3f030000 00760000:00040000:3f020000 +[FPCONF] T rsqrt0.s 00128 007a0000:00040000:3f010000 007e0000:00020000:3f000000 +[FPCONF] END table=rsqrt0.s exp=128 sign=0 runs=50 aborted=0 +[FPCONF] TABLE op=rsqrt0.s exp=129 sign=0 significand-bits=23 +[FPCONF] T rsqrt0.s 00129 00000000:00020000:3eff0000 00020000:00020000:3efd0000 00040000:00020000:3efb0000 00060000:00020000:3ef90000 00080000:00020000:3ef70000 000a0000:00020000:3ef60000 000c0000:00020000:3ef40000 000e0000:00020000:3ef20000 +[FPCONF] T rsqrt0.s 00129 00100000:00020000:3ef10000 00120000:00020000:3eef0000 00140000:00020000:3eed0000 00160000:00020000:3eec0000 00180000:00020000:3eea0000 001a0000:00020000:3ee90000 001c0000:00020000:3ee70000 001e0000:00020000:3ee60000 +[FPCONF] T rsqrt0.s 00129 00200000:00020000:3ee40000 00220000:00020000:3ee30000 00240000:00020000:3ee10000 00260000:00020000:3ee00000 00280000:00020000:3edf0000 002a0000:00020000:3edd0000 002c0000:00020000:3edc0000 002e0000:00020000:3edb0000 +[FPCONF] T rsqrt0.s 00129 00300000:00020000:3eda0000 00320000:00020000:3ed80000 00340000:00020000:3ed70000 00360000:00020000:3ed60000 00380000:00020000:3ed50000 003a0000:00020000:3ed40000 003c0000:00020000:3ed30000 003e0000:00020000:3ed20000 +[FPCONF] T rsqrt0.s 00129 00400000:00020000:3ed00000 00420000:00020000:3ecf0000 00440000:00020000:3ece0000 00460000:00020000:3ecd0000 00480000:00020000:3ecc0000 004a0000:00020000:3ecb0000 004c0000:00020000:3eca0000 004e0000:00020000:3ec90000 +[FPCONF] T rsqrt0.s 00129 00500000:00020000:3ec80000 00520000:00020000:3ec70000 00540000:00040000:3ec60000 00580000:00020000:3ec50000 005a0000:00020000:3ec40000 005c0000:00020000:3ec30000 005e0000:00020000:3ec20000 00600000:00020000:3ec10000 +[FPCONF] T rsqrt0.s 00129 00620000:00020000:3ec00000 00640000:00040000:3ebf0000 00680000:00020000:3ebe0000 006a0000:00020000:3ebd0000 006c0000:00020000:3ebc0000 006e0000:00040000:3ebb0000 00720000:00020000:3eba0000 00740000:00020000:3eb90000 +[FPCONF] T rsqrt0.s 00129 00760000:00040000:3eb80000 007a0000:00020000:3eb70000 007c0000:00020000:3eb60000 007e0000:00020000:3eb50000 +[FPCONF] END table=rsqrt0.s exp=129 sign=0 runs=60 aborted=0 +[FPCONF] TABLE op=rsqrt0.s exp=200 sign=0 significand-bits=23 +[FPCONF] T rsqrt0.s 00200 00000000:00020000:2d340000 00020000:00020000:2d330000 00040000:00020000:2d320000 00060000:00020000:2d300000 00080000:00020000:2d2f0000 000a0000:00020000:2d2e0000 000c0000:00020000:2d2c0000 000e0000:00020000:2d2b0000 +[FPCONF] T rsqrt0.s 00200 00100000:00020000:2d2a0000 00120000:00020000:2d290000 00140000:00020000:2d280000 00160000:00020000:2d270000 00180000:00020000:2d260000 001a0000:00020000:2d250000 001c0000:00020000:2d230000 001e0000:00020000:2d220000 +[FPCONF] T rsqrt0.s 00200 00200000:00020000:2d210000 00220000:00020000:2d200000 00240000:00020000:2d1f0000 00260000:00040000:2d1e0000 002a0000:00020000:2d1d0000 002c0000:00020000:2d1c0000 002e0000:00020000:2d1b0000 00300000:00020000:2d1a0000 +[FPCONF] T rsqrt0.s 00200 00320000:00020000:2d190000 00340000:00020000:2d180000 00360000:00040000:2d170000 003a0000:00020000:2d160000 003c0000:00020000:2d150000 003e0000:00020000:2d140000 00400000:00040000:2d130000 00440000:00020000:2d120000 +[FPCONF] T rsqrt0.s 00200 00460000:00020000:2d110000 00480000:00040000:2d100000 004c0000:00020000:2d0f0000 004e0000:00040000:2d0e0000 00520000:00020000:2d0d0000 00540000:00040000:2d0c0000 00580000:00020000:2d0b0000 005a0000:00040000:2d0a0000 +[FPCONF] T rsqrt0.s 00200 005e0000:00040000:2d090000 00620000:00020000:2d080000 00640000:00040000:2d070000 00680000:00040000:2d060000 006c0000:00020000:2d050000 006e0000:00040000:2d040000 00720000:00040000:2d030000 00760000:00040000:2d020000 +[FPCONF] T rsqrt0.s 00200 007a0000:00040000:2d010000 007e0000:00020000:2d000000 +[FPCONF] END table=rsqrt0.s exp=200 sign=0 runs=50 aborted=0 +[FPCONF] TABLE op=rsqrt0.s exp=253 sign=0 significand-bits=23 +[FPCONF] T rsqrt0.s 00253 00000000:00020000:1fff0000 00020000:00020000:1ffd0000 00040000:00020000:1ffb0000 00060000:00020000:1ff90000 00080000:00020000:1ff70000 000a0000:00020000:1ff60000 000c0000:00020000:1ff40000 000e0000:00020000:1ff20000 +[FPCONF] T rsqrt0.s 00253 00100000:00020000:1ff10000 00120000:00020000:1fef0000 00140000:00020000:1fed0000 00160000:00020000:1fec0000 00180000:00020000:1fea0000 001a0000:00020000:1fe90000 001c0000:00020000:1fe70000 001e0000:00020000:1fe60000 +[FPCONF] T rsqrt0.s 00253 00200000:00020000:1fe40000 00220000:00020000:1fe30000 00240000:00020000:1fe10000 00260000:00020000:1fe00000 00280000:00020000:1fdf0000 002a0000:00020000:1fdd0000 002c0000:00020000:1fdc0000 002e0000:00020000:1fdb0000 +[FPCONF] T rsqrt0.s 00253 00300000:00020000:1fda0000 00320000:00020000:1fd80000 00340000:00020000:1fd70000 00360000:00020000:1fd60000 00380000:00020000:1fd50000 003a0000:00020000:1fd40000 003c0000:00020000:1fd30000 003e0000:00020000:1fd20000 +[FPCONF] T rsqrt0.s 00253 00400000:00020000:1fd00000 00420000:00020000:1fcf0000 00440000:00020000:1fce0000 00460000:00020000:1fcd0000 00480000:00020000:1fcc0000 004a0000:00020000:1fcb0000 004c0000:00020000:1fca0000 004e0000:00020000:1fc90000 +[FPCONF] T rsqrt0.s 00253 00500000:00020000:1fc80000 00520000:00020000:1fc70000 00540000:00040000:1fc60000 00580000:00020000:1fc50000 005a0000:00020000:1fc40000 005c0000:00020000:1fc30000 005e0000:00020000:1fc20000 00600000:00020000:1fc10000 +[FPCONF] T rsqrt0.s 00253 00620000:00020000:1fc00000 00640000:00040000:1fbf0000 00680000:00020000:1fbe0000 006a0000:00020000:1fbd0000 006c0000:00020000:1fbc0000 006e0000:00040000:1fbb0000 00720000:00020000:1fba0000 00740000:00020000:1fb90000 +[FPCONF] T rsqrt0.s 00253 00760000:00040000:1fb80000 007a0000:00020000:1fb70000 007c0000:00020000:1fb60000 007e0000:00020000:1fb50000 +[FPCONF] END table=rsqrt0.s exp=253 sign=0 runs=60 aborted=0 +[FPCONF] TABLE op=rsqrt0.s exp=254 sign=0 significand-bits=23 +[FPCONF] T rsqrt0.s 00254 00000000:00020000:1fb40000 00020000:00020000:1fb30000 00040000:00020000:1fb20000 00060000:00020000:1fb00000 00080000:00020000:1faf0000 000a0000:00020000:1fae0000 000c0000:00020000:1fac0000 000e0000:00020000:1fab0000 +[FPCONF] T rsqrt0.s 00254 00100000:00020000:1faa0000 00120000:00020000:1fa90000 00140000:00020000:1fa80000 00160000:00020000:1fa70000 00180000:00020000:1fa60000 001a0000:00020000:1fa50000 001c0000:00020000:1fa30000 001e0000:00020000:1fa20000 +[FPCONF] T rsqrt0.s 00254 00200000:00020000:1fa10000 00220000:00020000:1fa00000 00240000:00020000:1f9f0000 00260000:00040000:1f9e0000 002a0000:00020000:1f9d0000 002c0000:00020000:1f9c0000 002e0000:00020000:1f9b0000 00300000:00020000:1f9a0000 +[FPCONF] T rsqrt0.s 00254 00320000:00020000:1f990000 00340000:00020000:1f980000 00360000:00040000:1f970000 003a0000:00020000:1f960000 003c0000:00020000:1f950000 003e0000:00020000:1f940000 00400000:00040000:1f930000 00440000:00020000:1f920000 +[FPCONF] T rsqrt0.s 00254 00460000:00020000:1f910000 00480000:00040000:1f900000 004c0000:00020000:1f8f0000 004e0000:00040000:1f8e0000 00520000:00020000:1f8d0000 00540000:00040000:1f8c0000 00580000:00020000:1f8b0000 005a0000:00040000:1f8a0000 +[FPCONF] T rsqrt0.s 00254 005e0000:00040000:1f890000 00620000:00020000:1f880000 00640000:00040000:1f870000 00680000:00040000:1f860000 006c0000:00020000:1f850000 006e0000:00040000:1f840000 00720000:00040000:1f830000 00760000:00040000:1f820000 +[FPCONF] T rsqrt0.s 00254 007a0000:00040000:1f810000 007e0000:00020000:1f800000 +[FPCONF] END table=rsqrt0.s exp=254 sign=0 runs=50 aborted=0 +[FPCONF] TABLE op=rsqrt0.s exp=255 sign=0 significand-bits=23 +[FPCONF] T rsqrt0.s 00255 00000000:00000001:00000000 00000001:0001ffff:7fff0000 00020000:00020000:7ffd0000 00040000:00020000:7ffb0000 00060000:00020000:7ff90000 00080000:00020000:7ff70000 000a0000:00020000:7ff60000 000c0000:00020000:7ff40000 +[FPCONF] T rsqrt0.s 00255 000e0000:00020000:7ff20000 00100000:00020000:7ff10000 00120000:00020000:7fef0000 00140000:00020000:7fed0000 00160000:00020000:7fec0000 00180000:00020000:7fea0000 001a0000:00020000:7fe90000 001c0000:00020000:7fe70000 +[FPCONF] T rsqrt0.s 00255 001e0000:00020000:7fe60000 00200000:00020000:7fe40000 00220000:00020000:7fe30000 00240000:00020000:7fe10000 00260000:00020000:7fe00000 00280000:00020000:7fdf0000 002a0000:00020000:7fdd0000 002c0000:00020000:7fdc0000 +[FPCONF] T rsqrt0.s 00255 002e0000:00020000:7fdb0000 00300000:00020000:7fda0000 00320000:00020000:7fd80000 00340000:00020000:7fd70000 00360000:00020000:7fd60000 00380000:00020000:7fd50000 003a0000:00020000:7fd40000 003c0000:00020000:7fd30000 +[FPCONF] T rsqrt0.s 00255 003e0000:00020000:7fd20000 00400000:00020000:7fd00000 00420000:00020000:7fcf0000 00440000:00020000:7fce0000 00460000:00020000:7fcd0000 00480000:00020000:7fcc0000 004a0000:00020000:7fcb0000 004c0000:00020000:7fca0000 +[FPCONF] T rsqrt0.s 00255 004e0000:00020000:7fc90000 00500000:00020000:7fc80000 00520000:00020000:7fc70000 00540000:00040000:7fc60000 00580000:00020000:7fc50000 005a0000:00020000:7fc40000 005c0000:00020000:7fc30000 005e0000:00020000:7fc20000 +[FPCONF] T rsqrt0.s 00255 00600000:00020000:7fc10000 00620000:00020000:7fc00000 00640000:00040000:7fff0000 00680000:00020000:7ffe0000 006a0000:00020000:7ffd0000 006c0000:00020000:7ffc0000 006e0000:00040000:7ffb0000 00720000:00020000:7ffa0000 +[FPCONF] T rsqrt0.s 00255 00740000:00020000:7ff90000 00760000:00040000:7ff80000 007a0000:00020000:7ff70000 007c0000:00020000:7ff60000 007e0000:00020000:7ff50000 +[FPCONF] END table=rsqrt0.s exp=255 sign=0 runs=61 aborted=0 +[FPCONF] TABLE op=rsqrt0.s exp=0 sign=1 significand-bits=23 +[FPCONF] T rsqrt0.s 00000 00000000:00000001:ff800000 00000001:00000001:fff40000 00000002:00000001:ffff0000 00000003:00000001:ffd00000 00000004:00000001:fff40000 00000005:00000001:ffe10000 00000006:00000001:ffd30000 00000007:00000001:ffc90000 +[FPCONF] T rsqrt0.s 00000 00000008:00000001:ffff0000 00000009:00000001:fff10000 0000000a:00000001:ffe40000 0000000b:00000001:ffda0000 0000000c:00000001:ffd00000 0000000d:00000001:ffc80000 0000000e:00000001:ffc10000 0000000f:00000001:fffb0000 +[FPCONF] T rsqrt0.s 00000 00000010:00000001:fff40000 00000011:00000001:ffef0000 00000012:00000001:ffea0000 00000013:00000001:ffe60000 00000014:00000001:ffe10000 00000015:00000001:ffde0000 00000016:00000001:ffda0000 00000017:00000001:ffd70000 +[FPCONF] T rsqrt0.s 00000 00000018:00000001:ffd30000 00000019:00000001:ffd00000 0000001a:00000001:ffce0000 0000001b:00000001:ffcb0000 0000001c:00000001:ffc90000 0000001d:00000001:ffc60000 0000001e:00000001:ffc40000 0000001f:00000001:ffc20000 +[FPCONF] T rsqrt0.s 00000 00000020:00000001:ffff0000 00000021:00000001:fffb0000 00000022:00000001:fff70000 00000023:00000001:fff40000 00000024:00000001:fff10000 00000025:00000001:ffed0000 00000026:00000001:ffea0000 00000027:00000001:ffe70000 +[FPCONF] T rsqrt0.s 00000 00000028:00000001:ffe40000 00000029:00000001:ffe10000 0000002a:00000001:ffdf0000 0000002b:00000001:ffdc0000 0000002c:00000001:ffda0000 0000002d:00000001:ffd70000 0000002e:00000001:ffd50000 0000002f:00000001:ffd30000 +[FPCONF] T rsqrt0.s 00000 00000030:00000001:ffd00000 00000031:00000001:ffce0000 00000032:00000001:ffcc0000 00000033:00000001:ffca0000 00000034:00000001:ffc80000 00000035:00000001:ffc60000 00000036:00000001:ffc50000 00000037:00000001:ffc30000 +[FPCONF] T rsqrt0.s 00000 00000038:00000001:ffc10000 00000039:00000001:ffff0000 0000003a:00000001:fffe0000 0000003b:00000001:fffc0000 0000003c:00000001:fffb0000 0000003d:00000001:fff90000 0000003e:00000001:fff80000 0000003f:00000001:fff60000 +[FPCONF] T rsqrt0.s 00000 00000040:00000001:fff40000 00000041:00000001:fff30000 00000042:00000001:fff20000 00000043:00000001:fff00000 00000044:00000001:ffef0000 00000045:00000001:ffee0000 00000046:00000001:ffec0000 00000047:00000001:ffeb0000 +[FPCONF] T rsqrt0.s 00000 00000048:00000001:ffea0000 00000049:00000001:ffe90000 0000004a:00000001:ffe80000 0000004b:00000001:ffe70000 0000004c:00000001:ffe60000 0000004d:00000001:ffe50000 0000004e:00000001:ffe30000 0000004f:00000001:ffe20000 +[FPCONF] T rsqrt0.s 00000 00000050:00000001:ffe10000 00000051:00000001:ffe00000 00000052:00000001:ffdf0000 00000053:00000002:ffde0000 00000055:00000001:ffdd0000 00000056:00000001:ffdc0000 00000057:00000001:ffdb0000 00000058:00000001:ffda0000 +[FPCONF] T rsqrt0.s 00000 00000059:00000001:ffd90000 0000005a:00000001:ffd80000 0000005b:00000002:ffd70000 0000005d:00000001:ffd60000 0000005e:00000001:ffd50000 0000005f:00000001:ffd40000 00000060:00000002:ffd30000 00000062:00000001:ffd20000 +[FPCONF] T rsqrt0.s 00000 00000063:00000001:ffd10000 00000064:00000002:ffd00000 00000066:00000001:ffcf0000 00000067:00000002:ffce0000 00000069:00000001:ffcd0000 0000006a:00000002:ffcc0000 0000006c:00000001:ffcb0000 0000006d:00000002:ffca0000 +[FPCONF] T rsqrt0.s 00000 0000006f:00000002:ffc90000 00000071:00000001:ffc80000 00000072:00000002:ffc70000 00000074:00000002:ffc60000 00000076:00000001:ffc50000 00000077:00000002:ffc40000 00000079:00000002:ffc30000 0000007b:00000002:ffc20000 +[FPCONF] T rsqrt0.s 00000 0000007d:00000002:ffc10000 0000007f:00000001:ffc00000 00000080:00000002:ffff0000 00000082:00000002:fffd0000 00000084:00000002:fffb0000 00000086:00000002:fff90000 00000088:00000002:fff70000 0000008a:00000002:fff60000 +[FPCONF] T rsqrt0.s 00000 0000008c:00000002:fff40000 0000008e:00000002:fff20000 00000090:00000002:fff10000 00000092:00000002:ffef0000 00000094:00000002:ffed0000 00000096:00000002:ffec0000 00000098:00000002:ffea0000 0000009a:00000002:ffe90000 +[FPCONF] T rsqrt0.s 00000 0000009c:00000002:ffe70000 0000009e:00000002:ffe60000 000000a0:00000002:ffe40000 000000a2:00000002:ffe30000 000000a4:00000002:ffe10000 000000a6:00000002:ffe00000 000000a8:00000002:ffdf0000 000000aa:00000002:ffdd0000 +[FPCONF] T rsqrt0.s 00000 000000ac:00000002:ffdc0000 000000ae:00000002:ffdb0000 000000b0:00000002:ffda0000 000000b2:00000002:ffd80000 000000b4:00000002:ffd70000 000000b6:00000002:ffd60000 000000b8:00000002:ffd50000 000000ba:00000002:ffd40000 +[FPCONF] T rsqrt0.s 00000 000000bc:00000002:ffd30000 000000be:00000002:ffd20000 000000c0:00000002:ffd00000 000000c2:00000002:ffcf0000 000000c4:00000002:ffce0000 000000c6:00000002:ffcd0000 000000c8:00000002:ffcc0000 000000ca:00000002:ffcb0000 +[FPCONF] T rsqrt0.s 00000 000000cc:00000002:ffca0000 000000ce:00000002:ffc90000 000000d0:00000002:ffc80000 000000d2:00000002:ffc70000 000000d4:00000004:ffc60000 000000d8:00000002:ffc50000 000000da:00000002:ffc40000 000000dc:00000002:ffc30000 +[FPCONF] T rsqrt0.s 00000 000000de:00000002:ffc20000 000000e0:00000002:ffc10000 000000e2:00000002:ffc00000 000000e4:00000004:ffff0000 000000e8:00000002:fffe0000 000000ea:00000002:fffd0000 000000ec:00000002:fffc0000 000000ee:00000004:fffb0000 +[FPCONF] T rsqrt0.s 00000 000000f2:00000002:fffa0000 000000f4:00000002:fff90000 000000f6:00000004:fff80000 000000fa:00000002:fff70000 000000fc:00000002:fff60000 000000fe:00000002:fff50000 00000100:00000004:fff40000 00000104:00000004:fff30000 +[FPCONF] T rsqrt0.s 00000 00000108:00000004:fff20000 0000010c:00000004:fff00000 00000110:00000004:ffef0000 00000114:00000004:ffee0000 00000118:00000004:ffec0000 0000011c:00000004:ffeb0000 00000120:00000004:ffea0000 00000124:00000004:ffe90000 +[FPCONF] T rsqrt0.s 00000 00000128:00000004:ffe80000 0000012c:00000004:ffe70000 00000130:00000004:ffe60000 00000134:00000004:ffe50000 00000138:00000004:ffe30000 0000013c:00000004:ffe20000 00000140:00000004:ffe10000 00000144:00000004:ffe00000 +[FPCONF] T rsqrt0.s 00000 00000148:00000004:ffdf0000 0000014c:00000008:ffde0000 00000154:00000004:ffdd0000 00000158:00000004:ffdc0000 0000015c:00000004:ffdb0000 00000160:00000004:ffda0000 00000164:00000004:ffd90000 00000168:00000004:ffd80000 +[FPCONF] T rsqrt0.s 00000 0000016c:00000008:ffd70000 00000174:00000004:ffd60000 00000178:00000004:ffd50000 0000017c:00000004:ffd40000 00000180:00000008:ffd30000 00000188:00000004:ffd20000 0000018c:00000004:ffd10000 00000190:00000008:ffd00000 +[FPCONF] T rsqrt0.s 00000 00000198:00000004:ffcf0000 0000019c:00000008:ffce0000 000001a4:00000004:ffcd0000 000001a8:00000008:ffcc0000 000001b0:00000004:ffcb0000 000001b4:00000008:ffca0000 000001bc:00000008:ffc90000 000001c4:00000004:ffc80000 +[FPCONF] T rsqrt0.s 00000 000001c8:00000008:ffc70000 000001d0:00000008:ffc60000 000001d8:00000004:ffc50000 000001dc:00000008:ffc40000 000001e4:00000008:ffc30000 000001ec:00000008:ffc20000 000001f4:00000008:ffc10000 000001fc:00000004:ffc00000 +[FPCONF] T rsqrt0.s 00000 00000200:00000008:ffff0000 00000208:00000008:fffd0000 00000210:00000008:fffb0000 00000218:00000008:fff90000 00000220:00000008:fff70000 00000228:00000008:fff60000 00000230:00000008:fff40000 00000238:00000008:fff20000 +[FPCONF] T rsqrt0.s 00000 00000240:00000008:fff10000 00000248:00000008:ffef0000 00000250:00000008:ffed0000 00000258:00000008:ffec0000 00000260:00000008:ffea0000 00000268:00000008:ffe90000 00000270:00000008:ffe70000 00000278:00000008:ffe60000 +[FPCONF] T rsqrt0.s 00000 00000280:00000008:ffe40000 00000288:00000008:ffe30000 00000290:00000008:ffe10000 00000298:00000008:ffe00000 000002a0:00000008:ffdf0000 000002a8:00000008:ffdd0000 000002b0:00000008:ffdc0000 000002b8:00000008:ffdb0000 +[FPCONF] T rsqrt0.s 00000 000002c0:00000008:ffda0000 000002c8:00000008:ffd80000 000002d0:00000008:ffd70000 000002d8:00000008:ffd60000 000002e0:00000008:ffd50000 000002e8:00000008:ffd40000 000002f0:00000008:ffd30000 000002f8:00000008:ffd20000 +[FPCONF] T rsqrt0.s 00000 00000300:00000008:ffd00000 00000308:00000008:ffcf0000 00000310:00000008:ffce0000 00000318:00000008:ffcd0000 00000320:00000008:ffcc0000 00000328:00000008:ffcb0000 00000330:00000008:ffca0000 00000338:00000008:ffc90000 +[FPCONF] T rsqrt0.s 00000 00000340:00000008:ffc80000 00000348:00000008:ffc70000 00000350:00000010:ffc60000 00000360:00000008:ffc50000 00000368:00000008:ffc40000 00000370:00000008:ffc30000 00000378:00000008:ffc20000 00000380:00000008:ffc10000 +[FPCONF] T rsqrt0.s 00000 00000388:00000008:ffc00000 00000390:00000010:ffff0000 000003a0:00000008:fffe0000 000003a8:00000008:fffd0000 000003b0:00000008:fffc0000 000003b8:00000010:fffb0000 000003c8:00000008:fffa0000 000003d0:00000008:fff90000 +[FPCONF] T rsqrt0.s 00000 000003d8:00000010:fff80000 000003e8:00000008:fff70000 000003f0:00000008:fff60000 000003f8:00000008:fff50000 00000400:00000010:fff40000 00000410:00000010:fff30000 00000420:00000010:fff20000 00000430:00000010:fff00000 +[FPCONF] T rsqrt0.s 00000 00000440:00000010:ffef0000 00000450:00000010:ffee0000 00000460:00000010:ffec0000 00000470:00000010:ffeb0000 00000480:00000010:ffea0000 00000490:00000010:ffe90000 000004a0:00000010:ffe80000 000004b0:00000010:ffe70000 +[FPCONF] T rsqrt0.s 00000 000004c0:00000010:ffe60000 000004d0:00000010:ffe50000 000004e0:00000010:ffe30000 000004f0:00000010:ffe20000 00000500:00000010:ffe10000 00000510:00000010:ffe00000 00000520:00000010:ffdf0000 00000530:00000020:ffde0000 +[FPCONF] T rsqrt0.s 00000 00000550:00000010:ffdd0000 00000560:00000010:ffdc0000 00000570:00000010:ffdb0000 00000580:00000010:ffda0000 00000590:00000010:ffd90000 000005a0:00000010:ffd80000 000005b0:00000020:ffd70000 000005d0:00000010:ffd60000 +[FPCONF] T rsqrt0.s 00000 000005e0:00000010:ffd50000 000005f0:00000010:ffd40000 00000600:00000020:ffd30000 00000620:00000010:ffd20000 00000630:00000010:ffd10000 00000640:00000020:ffd00000 00000660:00000010:ffcf0000 00000670:00000020:ffce0000 +[FPCONF] T rsqrt0.s 00000 00000690:00000010:ffcd0000 000006a0:00000020:ffcc0000 000006c0:00000010:ffcb0000 000006d0:00000020:ffca0000 000006f0:00000020:ffc90000 00000710:00000010:ffc80000 00000720:00000020:ffc70000 00000740:00000020:ffc60000 +[FPCONF] T rsqrt0.s 00000 00000760:00000010:ffc50000 00000770:00000020:ffc40000 00000790:00000020:ffc30000 000007b0:00000020:ffc20000 000007d0:00000020:ffc10000 000007f0:00000010:ffc00000 00000800:00000020:ffff0000 00000820:00000020:fffd0000 +[FPCONF] T rsqrt0.s 00000 00000840:00000020:fffb0000 00000860:00000020:fff90000 00000880:00000020:fff70000 000008a0:00000020:fff60000 000008c0:00000020:fff40000 000008e0:00000020:fff20000 00000900:00000020:fff10000 00000920:00000020:ffef0000 +[FPCONF] T rsqrt0.s 00000 00000940:00000020:ffed0000 00000960:00000020:ffec0000 00000980:00000020:ffea0000 000009a0:00000020:ffe90000 000009c0:00000020:ffe70000 000009e0:00000020:ffe60000 00000a00:00000020:ffe40000 00000a20:00000020:ffe30000 +[FPCONF] T rsqrt0.s 00000 00000a40:00000020:ffe10000 00000a60:00000020:ffe00000 00000a80:00000020:ffdf0000 00000aa0:00000020:ffdd0000 00000ac0:00000020:ffdc0000 00000ae0:00000020:ffdb0000 00000b00:00000020:ffda0000 00000b20:00000020:ffd80000 +[FPCONF] T rsqrt0.s 00000 00000b40:00000020:ffd70000 00000b60:00000020:ffd60000 00000b80:00000020:ffd50000 00000ba0:00000020:ffd40000 00000bc0:00000020:ffd30000 00000be0:00000020:ffd20000 00000c00:00000020:ffd00000 00000c20:00000020:ffcf0000 +[FPCONF] T rsqrt0.s 00000 00000c40:00000020:ffce0000 00000c60:00000020:ffcd0000 00000c80:00000020:ffcc0000 00000ca0:00000020:ffcb0000 00000cc0:00000020:ffca0000 00000ce0:00000020:ffc90000 00000d00:00000020:ffc80000 00000d20:00000020:ffc70000 +[FPCONF] T rsqrt0.s 00000 00000d40:00000040:ffc60000 00000d80:00000020:ffc50000 00000da0:00000020:ffc40000 00000dc0:00000020:ffc30000 00000de0:00000020:ffc20000 00000e00:00000020:ffc10000 00000e20:00000020:ffc00000 00000e40:00000040:ffff0000 +[FPCONF] T rsqrt0.s 00000 00000e80:00000020:fffe0000 00000ea0:00000020:fffd0000 00000ec0:00000020:fffc0000 00000ee0:00000040:fffb0000 00000f20:00000020:fffa0000 00000f40:00000020:fff90000 00000f60:00000040:fff80000 00000fa0:00000020:fff70000 +[FPCONF] T rsqrt0.s 00000 00000fc0:00000020:fff60000 00000fe0:00000020:fff50000 00001000:00000040:fff40000 00001040:00000040:fff30000 00001080:00000040:fff20000 000010c0:00000040:fff00000 00001100:00000040:ffef0000 00001140:00000040:ffee0000 +[FPCONF] T rsqrt0.s 00000 00001180:00000040:ffec0000 000011c0:00000040:ffeb0000 00001200:00000040:ffea0000 00001240:00000040:ffe90000 00001280:00000040:ffe80000 000012c0:00000040:ffe70000 00001300:00000040:ffe60000 00001340:00000040:ffe50000 +[FPCONF] T rsqrt0.s 00000 00001380:00000040:ffe30000 000013c0:00000040:ffe20000 00001400:00000040:ffe10000 00001440:00000040:ffe00000 00001480:00000040:ffdf0000 000014c0:00000080:ffde0000 00001540:00000040:ffdd0000 00001580:00000040:ffdc0000 +[FPCONF] T rsqrt0.s 00000 000015c0:00000040:ffdb0000 00001600:00000040:ffda0000 00001640:00000040:ffd90000 00001680:00000040:ffd80000 000016c0:00000080:ffd70000 00001740:00000040:ffd60000 00001780:00000040:ffd50000 000017c0:00000040:ffd40000 +[FPCONF] T rsqrt0.s 00000 00001800:00000080:ffd30000 00001880:00000040:ffd20000 000018c0:00000040:ffd10000 00001900:00000080:ffd00000 00001980:00000040:ffcf0000 000019c0:00000080:ffce0000 00001a40:00000040:ffcd0000 00001a80:00000080:ffcc0000 +[FPCONF] T rsqrt0.s 00000 00001b00:00000040:ffcb0000 00001b40:00000080:ffca0000 00001bc0:00000080:ffc90000 00001c40:00000040:ffc80000 00001c80:00000080:ffc70000 00001d00:00000080:ffc60000 00001d80:00000040:ffc50000 00001dc0:00000080:ffc40000 +[FPCONF] T rsqrt0.s 00000 00001e40:00000080:ffc30000 00001ec0:00000080:ffc20000 00001f40:00000080:ffc10000 00001fc0:00000040:ffc00000 00002000:00000080:ffff0000 00002080:00000080:fffd0000 00002100:00000080:fffb0000 00002180:00000080:fff90000 +[FPCONF] T rsqrt0.s 00000 00002200:00000080:fff70000 00002280:00000080:fff60000 00002300:00000080:fff40000 00002380:00000080:fff20000 00002400:00000080:fff10000 00002480:00000080:ffef0000 00002500:00000080:ffed0000 00002580:00000080:ffec0000 +[FPCONF] T rsqrt0.s 00000 00002600:00000080:ffea0000 00002680:00000080:ffe90000 00002700:00000080:ffe70000 00002780:00000080:ffe60000 00002800:00000080:ffe40000 00002880:00000080:ffe30000 00002900:00000080:ffe10000 00002980:00000080:ffe00000 +[FPCONF] T rsqrt0.s 00000 00002a00:00000080:ffdf0000 00002a80:00000080:ffdd0000 00002b00:00000080:ffdc0000 00002b80:00000080:ffdb0000 00002c00:00000080:ffda0000 00002c80:00000080:ffd80000 00002d00:00000080:ffd70000 00002d80:00000080:ffd60000 +[FPCONF] T rsqrt0.s 00000 00002e00:00000080:ffd50000 00002e80:00000080:ffd40000 00002f00:00000080:ffd30000 00002f80:00000080:ffd20000 00003000:00000080:ffd00000 00003080:00000080:ffcf0000 00003100:00000080:ffce0000 00003180:00000080:ffcd0000 +[FPCONF] T rsqrt0.s 00000 00003200:00000080:ffcc0000 00003280:00000080:ffcb0000 00003300:00000080:ffca0000 00003380:00000080:ffc90000 00003400:00000080:ffc80000 00003480:00000080:ffc70000 00003500:00000100:ffc60000 00003600:00000080:ffc50000 +[FPCONF] T rsqrt0.s 00000 00003680:00000080:ffc40000 00003700:00000080:ffc30000 00003780:00000080:ffc20000 00003800:00000080:ffc10000 00003880:00000080:ffc00000 00003900:00000100:ffff0000 00003a00:00000080:fffe0000 00003a80:00000080:fffd0000 +[FPCONF] T rsqrt0.s 00000 00003b00:00000080:fffc0000 00003b80:00000100:fffb0000 00003c80:00000080:fffa0000 00003d00:00000080:fff90000 00003d80:00000100:fff80000 00003e80:00000080:fff70000 00003f00:00000080:fff60000 00003f80:00000080:fff50000 +[FPCONF] T rsqrt0.s 00000 00004000:00000100:fff40000 00004100:00000100:fff30000 00004200:00000100:fff20000 00004300:00000100:fff00000 00004400:00000100:ffef0000 00004500:00000100:ffee0000 00004600:00000100:ffec0000 00004700:00000100:ffeb0000 +[FPCONF] T rsqrt0.s 00000 00004800:00000100:ffea0000 00004900:00000100:ffe90000 00004a00:00000100:ffe80000 00004b00:00000100:ffe70000 00004c00:00000100:ffe60000 00004d00:00000100:ffe50000 00004e00:00000100:ffe30000 00004f00:00000100:ffe20000 +[FPCONF] T rsqrt0.s 00000 00005000:00000100:ffe10000 00005100:00000100:ffe00000 00005200:00000100:ffdf0000 00005300:00000200:ffde0000 00005500:00000100:ffdd0000 00005600:00000100:ffdc0000 00005700:00000100:ffdb0000 00005800:00000100:ffda0000 +[FPCONF] T rsqrt0.s 00000 00005900:00000100:ffd90000 00005a00:00000100:ffd80000 00005b00:00000200:ffd70000 00005d00:00000100:ffd60000 00005e00:00000100:ffd50000 00005f00:00000100:ffd40000 00006000:00000200:ffd30000 00006200:00000100:ffd20000 +[FPCONF] T rsqrt0.s 00000 00006300:00000100:ffd10000 00006400:00000200:ffd00000 00006600:00000100:ffcf0000 00006700:00000200:ffce0000 00006900:00000100:ffcd0000 00006a00:00000200:ffcc0000 00006c00:00000100:ffcb0000 00006d00:00000200:ffca0000 +[FPCONF] T rsqrt0.s 00000 00006f00:00000200:ffc90000 00007100:00000100:ffc80000 00007200:00000200:ffc70000 00007400:00000200:ffc60000 00007600:00000100:ffc50000 00007700:00000200:ffc40000 00007900:00000200:ffc30000 00007b00:00000200:ffc20000 +[FPCONF] T rsqrt0.s 00000 00007d00:00000200:ffc10000 00007f00:00000100:ffc00000 00008000:00000200:ffff0000 00008200:00000200:fffd0000 00008400:00000200:fffb0000 00008600:00000200:fff90000 00008800:00000200:fff70000 00008a00:00000200:fff60000 +[FPCONF] T rsqrt0.s 00000 00008c00:00000200:fff40000 00008e00:00000200:fff20000 00009000:00000200:fff10000 00009200:00000200:ffef0000 00009400:00000200:ffed0000 00009600:00000200:ffec0000 00009800:00000200:ffea0000 00009a00:00000200:ffe90000 +[FPCONF] T rsqrt0.s 00000 00009c00:00000200:ffe70000 00009e00:00000200:ffe60000 0000a000:00000200:ffe40000 0000a200:00000200:ffe30000 0000a400:00000200:ffe10000 0000a600:00000200:ffe00000 0000a800:00000200:ffdf0000 0000aa00:00000200:ffdd0000 +[FPCONF] T rsqrt0.s 00000 0000ac00:00000200:ffdc0000 0000ae00:00000200:ffdb0000 0000b000:00000200:ffda0000 0000b200:00000200:ffd80000 0000b400:00000200:ffd70000 0000b600:00000200:ffd60000 0000b800:00000200:ffd50000 0000ba00:00000200:ffd40000 +[FPCONF] T rsqrt0.s 00000 0000bc00:00000200:ffd30000 0000be00:00000200:ffd20000 0000c000:00000200:ffd00000 0000c200:00000200:ffcf0000 0000c400:00000200:ffce0000 0000c600:00000200:ffcd0000 0000c800:00000200:ffcc0000 0000ca00:00000200:ffcb0000 +[FPCONF] T rsqrt0.s 00000 0000cc00:00000200:ffca0000 0000ce00:00000200:ffc90000 0000d000:00000200:ffc80000 0000d200:00000200:ffc70000 0000d400:00000400:ffc60000 0000d800:00000200:ffc50000 0000da00:00000200:ffc40000 0000dc00:00000200:ffc30000 +[FPCONF] T rsqrt0.s 00000 0000de00:00000200:ffc20000 0000e000:00000200:ffc10000 0000e200:00000200:ffc00000 0000e400:00000400:ffff0000 0000e800:00000200:fffe0000 0000ea00:00000200:fffd0000 0000ec00:00000200:fffc0000 0000ee00:00000400:fffb0000 +[FPCONF] T rsqrt0.s 00000 0000f200:00000200:fffa0000 0000f400:00000200:fff90000 0000f600:00000400:fff80000 0000fa00:00000200:fff70000 0000fc00:00000200:fff60000 0000fe00:00000200:fff50000 00010000:00000400:fff40000 00010400:00000400:fff30000 +[FPCONF] T rsqrt0.s 00000 00010800:00000400:fff20000 00010c00:00000400:fff00000 00011000:00000400:ffef0000 00011400:00000400:ffee0000 00011800:00000400:ffec0000 00011c00:00000400:ffeb0000 00012000:00000400:ffea0000 00012400:00000400:ffe90000 +[FPCONF] T rsqrt0.s 00000 00012800:00000400:ffe80000 00012c00:00000400:ffe70000 00013000:00000400:ffe60000 00013400:00000400:ffe50000 00013800:00000400:ffe30000 00013c00:00000400:ffe20000 00014000:00000400:ffe10000 00014400:00000400:ffe00000 +[FPCONF] T rsqrt0.s 00000 00014800:00000400:ffdf0000 00014c00:00000800:ffde0000 00015400:00000400:ffdd0000 00015800:00000400:ffdc0000 00015c00:00000400:ffdb0000 00016000:00000400:ffda0000 00016400:00000400:ffd90000 00016800:00000400:ffd80000 +[FPCONF] T rsqrt0.s 00000 00016c00:00000800:ffd70000 00017400:00000400:ffd60000 00017800:00000400:ffd50000 00017c00:00000400:ffd40000 00018000:00000800:ffd30000 00018800:00000400:ffd20000 00018c00:00000400:ffd10000 00019000:00000800:ffd00000 +[FPCONF] T rsqrt0.s 00000 00019800:00000400:ffcf0000 00019c00:00000800:ffce0000 0001a400:00000400:ffcd0000 0001a800:00000800:ffcc0000 0001b000:00000400:ffcb0000 0001b400:00000800:ffca0000 0001bc00:00000800:ffc90000 0001c400:00000400:ffc80000 +[FPCONF] T rsqrt0.s 00000 0001c800:00000800:ffc70000 0001d000:00000800:ffc60000 0001d800:00000400:ffc50000 0001dc00:00000800:ffc40000 0001e400:00000800:ffc30000 0001ec00:00000800:ffc20000 0001f400:00000800:ffc10000 0001fc00:00000400:ffc00000 +[FPCONF] T rsqrt0.s 00000 00020000:00000800:ffff0000 00020800:00000800:fffd0000 00021000:00000800:fffb0000 00021800:00000800:fff90000 00022000:00000800:fff70000 00022800:00000800:fff60000 00023000:00000800:fff40000 00023800:00000800:fff20000 +[FPCONF] T rsqrt0.s 00000 00024000:00000800:fff10000 00024800:00000800:ffef0000 00025000:00000800:ffed0000 00025800:00000800:ffec0000 00026000:00000800:ffea0000 00026800:00000800:ffe90000 00027000:00000800:ffe70000 00027800:00000800:ffe60000 +[FPCONF] T rsqrt0.s 00000 00028000:00000800:ffe40000 00028800:00000800:ffe30000 00029000:00000800:ffe10000 00029800:00000800:ffe00000 0002a000:00000800:ffdf0000 0002a800:00000800:ffdd0000 0002b000:00000800:ffdc0000 0002b800:00000800:ffdb0000 +[FPCONF] T rsqrt0.s 00000 0002c000:00000800:ffda0000 0002c800:00000800:ffd80000 0002d000:00000800:ffd70000 0002d800:00000800:ffd60000 0002e000:00000800:ffd50000 0002e800:00000800:ffd40000 0002f000:00000800:ffd30000 0002f800:00000800:ffd20000 +[FPCONF] T rsqrt0.s 00000 00030000:00000800:ffd00000 00030800:00000800:ffcf0000 00031000:00000800:ffce0000 00031800:00000800:ffcd0000 00032000:00000800:ffcc0000 00032800:00000800:ffcb0000 00033000:00000800:ffca0000 00033800:00000800:ffc90000 +[FPCONF] T rsqrt0.s 00000 00034000:00000800:ffc80000 00034800:00000800:ffc70000 00035000:00001000:ffc60000 00036000:00000800:ffc50000 00036800:00000800:ffc40000 00037000:00000800:ffc30000 00037800:00000800:ffc20000 00038000:00000800:ffc10000 +[FPCONF] T rsqrt0.s 00000 00038800:00000800:ffc00000 00039000:00001000:ffff0000 0003a000:00000800:fffe0000 0003a800:00000800:fffd0000 0003b000:00000800:fffc0000 0003b800:00001000:fffb0000 0003c800:00000800:fffa0000 0003d000:00000800:fff90000 +[FPCONF] T rsqrt0.s 00000 0003d800:00001000:fff80000 0003e800:00000800:fff70000 0003f000:00000800:fff60000 0003f800:00000800:fff50000 00040000:00001000:fff40000 00041000:00001000:fff30000 00042000:00001000:fff20000 00043000:00001000:fff00000 +[FPCONF] T rsqrt0.s 00000 00044000:00001000:ffef0000 00045000:00001000:ffee0000 00046000:00001000:ffec0000 00047000:00001000:ffeb0000 00048000:00001000:ffea0000 00049000:00001000:ffe90000 0004a000:00001000:ffe80000 0004b000:00001000:ffe70000 +[FPCONF] T rsqrt0.s 00000 0004c000:00001000:ffe60000 0004d000:00001000:ffe50000 0004e000:00001000:ffe30000 0004f000:00001000:ffe20000 00050000:00001000:ffe10000 00051000:00001000:ffe00000 00052000:00001000:ffdf0000 00053000:00002000:ffde0000 +[FPCONF] T rsqrt0.s 00000 00055000:00001000:ffdd0000 00056000:00001000:ffdc0000 00057000:00001000:ffdb0000 00058000:00001000:ffda0000 00059000:00001000:ffd90000 0005a000:00001000:ffd80000 0005b000:00002000:ffd70000 0005d000:00001000:ffd60000 +[FPCONF] T rsqrt0.s 00000 0005e000:00001000:ffd50000 0005f000:00001000:ffd40000 00060000:00002000:ffd30000 00062000:00001000:ffd20000 00063000:00001000:ffd10000 00064000:00002000:ffd00000 00066000:00001000:ffcf0000 00067000:00002000:ffce0000 +[FPCONF] T rsqrt0.s 00000 00069000:00001000:ffcd0000 0006a000:00002000:ffcc0000 0006c000:00001000:ffcb0000 0006d000:00002000:ffca0000 0006f000:00002000:ffc90000 00071000:00001000:ffc80000 00072000:00002000:ffc70000 00074000:00002000:ffc60000 +[FPCONF] T rsqrt0.s 00000 00076000:00001000:ffc50000 00077000:00002000:ffc40000 00079000:00002000:ffc30000 0007b000:00002000:ffc20000 0007d000:00002000:ffc10000 0007f000:00001000:ffc00000 00080000:00002000:ffff0000 00082000:00002000:fffd0000 +[FPCONF] T rsqrt0.s 00000 00084000:00002000:fffb0000 00086000:00002000:fff90000 00088000:00002000:fff70000 0008a000:00002000:fff60000 0008c000:00002000:fff40000 0008e000:00002000:fff20000 00090000:00002000:fff10000 00092000:00002000:ffef0000 +[FPCONF] T rsqrt0.s 00000 00094000:00002000:ffed0000 00096000:00002000:ffec0000 00098000:00002000:ffea0000 0009a000:00002000:ffe90000 0009c000:00002000:ffe70000 0009e000:00002000:ffe60000 000a0000:00002000:ffe40000 000a2000:00002000:ffe30000 +[FPCONF] T rsqrt0.s 00000 000a4000:00002000:ffe10000 000a6000:00002000:ffe00000 000a8000:00002000:ffdf0000 000aa000:00002000:ffdd0000 000ac000:00002000:ffdc0000 000ae000:00002000:ffdb0000 000b0000:00002000:ffda0000 000b2000:00002000:ffd80000 +[FPCONF] T rsqrt0.s 00000 000b4000:00002000:ffd70000 000b6000:00002000:ffd60000 000b8000:00002000:ffd50000 000ba000:00002000:ffd40000 000bc000:00002000:ffd30000 000be000:00002000:ffd20000 000c0000:00002000:ffd00000 000c2000:00002000:ffcf0000 +[FPCONF] T rsqrt0.s 00000 000c4000:00002000:ffce0000 000c6000:00002000:ffcd0000 000c8000:00002000:ffcc0000 000ca000:00002000:ffcb0000 000cc000:00002000:ffca0000 000ce000:00002000:ffc90000 000d0000:00002000:ffc80000 000d2000:00002000:ffc70000 +[FPCONF] T rsqrt0.s 00000 000d4000:00004000:ffc60000 000d8000:00002000:ffc50000 000da000:00002000:ffc40000 000dc000:00002000:ffc30000 000de000:00002000:ffc20000 000e0000:00002000:ffc10000 000e2000:00002000:ffc00000 000e4000:00004000:ffff0000 +[FPCONF] T rsqrt0.s 00000 000e8000:00002000:fffe0000 000ea000:00002000:fffd0000 000ec000:00002000:fffc0000 000ee000:00004000:fffb0000 000f2000:00002000:fffa0000 000f4000:00002000:fff90000 000f6000:00004000:fff80000 000fa000:00002000:fff70000 +[FPCONF] T rsqrt0.s 00000 000fc000:00002000:fff60000 000fe000:00002000:fff50000 00100000:00004000:fff40000 00104000:00004000:fff30000 00108000:00004000:fff20000 0010c000:00004000:fff00000 00110000:00004000:ffef0000 00114000:00004000:ffee0000 +[FPCONF] T rsqrt0.s 00000 00118000:00004000:ffec0000 0011c000:00004000:ffeb0000 00120000:00004000:ffea0000 00124000:00004000:ffe90000 00128000:00004000:ffe80000 0012c000:00004000:ffe70000 00130000:00004000:ffe60000 00134000:00004000:ffe50000 +[FPCONF] T rsqrt0.s 00000 00138000:00004000:ffe30000 0013c000:00004000:ffe20000 00140000:00004000:ffe10000 00144000:00004000:ffe00000 00148000:00004000:ffdf0000 0014c000:00008000:ffde0000 00154000:00004000:ffdd0000 00158000:00004000:ffdc0000 +[FPCONF] T rsqrt0.s 00000 0015c000:00004000:ffdb0000 00160000:00004000:ffda0000 00164000:00004000:ffd90000 00168000:00004000:ffd80000 0016c000:00008000:ffd70000 00174000:00004000:ffd60000 00178000:00004000:ffd50000 0017c000:00004000:ffd40000 +[FPCONF] T rsqrt0.s 00000 00180000:00008000:ffd30000 00188000:00004000:ffd20000 0018c000:00004000:ffd10000 00190000:00008000:ffd00000 00198000:00004000:ffcf0000 0019c000:00008000:ffce0000 001a4000:00004000:ffcd0000 001a8000:00008000:ffcc0000 +[FPCONF] T rsqrt0.s 00000 001b0000:00004000:ffcb0000 001b4000:00008000:ffca0000 001bc000:00008000:ffc90000 001c4000:00004000:ffc80000 001c8000:00008000:ffc70000 001d0000:00008000:ffc60000 001d8000:00004000:ffc50000 001dc000:00008000:ffc40000 +[FPCONF] T rsqrt0.s 00000 001e4000:00008000:ffc30000 001ec000:00008000:ffc20000 001f4000:00008000:ffc10000 001fc000:00004000:ffc00000 00200000:00008000:ffff0000 00208000:00008000:fffd0000 00210000:00008000:fffb0000 00218000:00008000:fff90000 +[FPCONF] T rsqrt0.s 00000 00220000:00008000:fff70000 00228000:00008000:fff60000 00230000:00008000:fff40000 00238000:00008000:fff20000 00240000:00008000:fff10000 00248000:00008000:ffef0000 00250000:00008000:ffed0000 00258000:00008000:ffec0000 +[FPCONF] T rsqrt0.s 00000 00260000:00008000:ffea0000 00268000:00008000:ffe90000 00270000:00008000:ffe70000 00278000:00008000:ffe60000 00280000:00008000:ffe40000 00288000:00008000:ffe30000 00290000:00008000:ffe10000 00298000:00008000:ffe00000 +[FPCONF] T rsqrt0.s 00000 002a0000:00008000:ffdf0000 002a8000:00008000:ffdd0000 002b0000:00008000:ffdc0000 002b8000:00008000:ffdb0000 002c0000:00008000:ffda0000 002c8000:00008000:ffd80000 002d0000:00008000:ffd70000 002d8000:00008000:ffd60000 +[FPCONF] T rsqrt0.s 00000 002e0000:00008000:ffd50000 002e8000:00008000:ffd40000 002f0000:00008000:ffd30000 002f8000:00008000:ffd20000 00300000:00008000:ffd00000 00308000:00008000:ffcf0000 00310000:00008000:ffce0000 00318000:00008000:ffcd0000 +[FPCONF] T rsqrt0.s 00000 00320000:00008000:ffcc0000 00328000:00008000:ffcb0000 00330000:00008000:ffca0000 00338000:00008000:ffc90000 00340000:00008000:ffc80000 00348000:00008000:ffc70000 00350000:00010000:ffc60000 00360000:00008000:ffc50000 +[FPCONF] T rsqrt0.s 00000 00368000:00008000:ffc40000 00370000:00008000:ffc30000 00378000:00008000:ffc20000 00380000:00008000:ffc10000 00388000:00008000:ffc00000 00390000:00010000:ffff0000 003a0000:00008000:fffe0000 003a8000:00008000:fffd0000 +[FPCONF] T rsqrt0.s 00000 003b0000:00008000:fffc0000 003b8000:00010000:fffb0000 003c8000:00008000:fffa0000 003d0000:00008000:fff90000 003d8000:00010000:fff80000 003e8000:00008000:fff70000 003f0000:00008000:fff60000 003f8000:00008000:fff50000 +[FPCONF] T rsqrt0.s 00000 00400000:00010000:fff40000 00410000:00010000:fff30000 00420000:00010000:fff20000 00430000:00010000:fff00000 00440000:00010000:ffef0000 00450000:00010000:ffee0000 00460000:00010000:ffec0000 00470000:00010000:ffeb0000 +[FPCONF] T rsqrt0.s 00000 00480000:00010000:ffea0000 00490000:00010000:ffe90000 004a0000:00010000:ffe80000 004b0000:00010000:ffe70000 004c0000:00010000:ffe60000 004d0000:00010000:ffe50000 004e0000:00010000:ffe30000 004f0000:00010000:ffe20000 +[FPCONF] T rsqrt0.s 00000 00500000:00010000:ffe10000 00510000:00010000:ffe00000 00520000:00010000:ffdf0000 00530000:00020000:ffde0000 00550000:00010000:ffdd0000 00560000:00010000:ffdc0000 00570000:00010000:ffdb0000 00580000:00010000:ffda0000 +[FPCONF] T rsqrt0.s 00000 00590000:00010000:ffd90000 005a0000:00010000:ffd80000 005b0000:00020000:ffd70000 005d0000:00010000:ffd60000 005e0000:00010000:ffd50000 005f0000:00010000:ffd40000 00600000:00020000:ffd30000 00620000:00010000:ffd20000 +[FPCONF] T rsqrt0.s 00000 00630000:00010000:ffd10000 00640000:00020000:ffd00000 00660000:00010000:ffcf0000 00670000:00020000:ffce0000 00690000:00010000:ffcd0000 006a0000:00020000:ffcc0000 006c0000:00010000:ffcb0000 006d0000:00020000:ffca0000 +[FPCONF] T rsqrt0.s 00000 006f0000:00020000:ffc90000 00710000:00010000:ffc80000 00720000:00020000:ffc70000 00740000:00020000:ffc60000 00760000:00010000:ffc50000 00770000:00020000:ffc40000 00790000:00020000:ffc30000 007b0000:00020000:ffc20000 +[FPCONF] T rsqrt0.s 00000 007d0000:00020000:ffc10000 007f0000:00010000:ffc00000 +[FPCONF] END table=rsqrt0.s exp=0 sign=1 runs=994 aborted=0 +[FPCONF] TABLE op=rsqrt0.s exp=127 sign=1 significand-bits=23 +[FPCONF] T rsqrt0.s 00127 00000000:00020000:ffff0000 00020000:00020000:fffd0000 00040000:00020000:fffb0000 00060000:00020000:fff90000 00080000:00020000:fff70000 000a0000:00020000:fff60000 000c0000:00020000:fff40000 000e0000:00020000:fff20000 +[FPCONF] T rsqrt0.s 00127 00100000:00020000:fff10000 00120000:00020000:ffef0000 00140000:00020000:ffed0000 00160000:00020000:ffec0000 00180000:00020000:ffea0000 001a0000:00020000:ffe90000 001c0000:00020000:ffe70000 001e0000:00020000:ffe60000 +[FPCONF] T rsqrt0.s 00127 00200000:00020000:ffe40000 00220000:00020000:ffe30000 00240000:00020000:ffe10000 00260000:00020000:ffe00000 00280000:00020000:ffdf0000 002a0000:00020000:ffdd0000 002c0000:00020000:ffdc0000 002e0000:00020000:ffdb0000 +[FPCONF] T rsqrt0.s 00127 00300000:00020000:ffda0000 00320000:00020000:ffd80000 00340000:00020000:ffd70000 00360000:00020000:ffd60000 00380000:00020000:ffd50000 003a0000:00020000:ffd40000 003c0000:00020000:ffd30000 003e0000:00020000:ffd20000 +[FPCONF] T rsqrt0.s 00127 00400000:00020000:ffd00000 00420000:00020000:ffcf0000 00440000:00020000:ffce0000 00460000:00020000:ffcd0000 00480000:00020000:ffcc0000 004a0000:00020000:ffcb0000 004c0000:00020000:ffca0000 004e0000:00020000:ffc90000 +[FPCONF] T rsqrt0.s 00127 00500000:00020000:ffc80000 00520000:00020000:ffc70000 00540000:00040000:ffc60000 00580000:00020000:ffc50000 005a0000:00020000:ffc40000 005c0000:00020000:ffc30000 005e0000:00020000:ffc20000 00600000:00020000:ffc10000 +[FPCONF] T rsqrt0.s 00127 00620000:00020000:ffc00000 00640000:00040000:ffff0000 00680000:00020000:fffe0000 006a0000:00020000:fffd0000 006c0000:00020000:fffc0000 006e0000:00040000:fffb0000 00720000:00020000:fffa0000 00740000:00020000:fff90000 +[FPCONF] T rsqrt0.s 00127 00760000:00040000:fff80000 007a0000:00020000:fff70000 007c0000:00020000:fff60000 007e0000:00020000:fff50000 +[FPCONF] END table=rsqrt0.s exp=127 sign=1 runs=60 aborted=0 +[FPCONF] TABLE op=rsqrt0.s exp=255 sign=1 significand-bits=23 +[FPCONF] T rsqrt0.s 00255 00000000:00020000:ffff0000 00020000:00020000:fffd0000 00040000:00020000:fffb0000 00060000:00020000:fff90000 00080000:00020000:fff70000 000a0000:00020000:fff60000 000c0000:00020000:fff40000 000e0000:00020000:fff20000 +[FPCONF] T rsqrt0.s 00255 00100000:00020000:fff10000 00120000:00020000:ffef0000 00140000:00020000:ffed0000 00160000:00020000:ffec0000 00180000:00020000:ffea0000 001a0000:00020000:ffe90000 001c0000:00020000:ffe70000 001e0000:00020000:ffe60000 +[FPCONF] T rsqrt0.s 00255 00200000:00020000:ffe40000 00220000:00020000:ffe30000 00240000:00020000:ffe10000 00260000:00020000:ffe00000 00280000:00020000:ffdf0000 002a0000:00020000:ffdd0000 002c0000:00020000:ffdc0000 002e0000:00020000:ffdb0000 +[FPCONF] T rsqrt0.s 00255 00300000:00020000:ffda0000 00320000:00020000:ffd80000 00340000:00020000:ffd70000 00360000:00020000:ffd60000 00380000:00020000:ffd50000 003a0000:00020000:ffd40000 003c0000:00020000:ffd30000 003e0000:00020000:ffd20000 +[FPCONF] T rsqrt0.s 00255 00400000:00020000:ffd00000 00420000:00020000:ffcf0000 00440000:00020000:ffce0000 00460000:00020000:ffcd0000 00480000:00020000:ffcc0000 004a0000:00020000:ffcb0000 004c0000:00020000:ffca0000 004e0000:00020000:ffc90000 +[FPCONF] T rsqrt0.s 00255 00500000:00020000:ffc80000 00520000:00020000:ffc70000 00540000:00040000:ffc60000 00580000:00020000:ffc50000 005a0000:00020000:ffc40000 005c0000:00020000:ffc30000 005e0000:00020000:ffc20000 00600000:00020000:ffc10000 +[FPCONF] T rsqrt0.s 00255 00620000:00020000:ffc00000 00640000:00040000:ffff0000 00680000:00020000:fffe0000 006a0000:00020000:fffd0000 006c0000:00020000:fffc0000 006e0000:00040000:fffb0000 00720000:00020000:fffa0000 00740000:00020000:fff90000 +[FPCONF] T rsqrt0.s 00255 00760000:00040000:fff80000 007a0000:00020000:fff70000 007c0000:00020000:fff60000 007e0000:00020000:fff50000 +[FPCONF] END table=rsqrt0.s exp=255 sign=1 runs=60 aborted=0 +[FPCONF] TABLE op=sqrt0.s exp=0 sign=0 significand-bits=23 +[FPCONF] T sqrt0.s 00000 00000000:00000002:3f340000 00000002:00000001:3f7f0000 00000003:00000001:3f500000 00000004:00000001:3f340000 00000005:00000001:3f210000 00000006:00000001:3f130000 00000007:00000001:3f090000 00000008:00000001:3f7f0000 +[FPCONF] T sqrt0.s 00000 00000009:00000001:3f710000 0000000a:00000001:3f640000 0000000b:00000001:3f5a0000 0000000c:00000001:3f500000 0000000d:00000001:3f480000 0000000e:00000001:3f410000 0000000f:00000001:3f3b0000 00000010:00000001:3f340000 +[FPCONF] T sqrt0.s 00000 00000011:00000001:3f2f0000 00000012:00000001:3f2a0000 00000013:00000001:3f260000 00000014:00000001:3f210000 00000015:00000001:3f1e0000 00000016:00000001:3f1a0000 00000017:00000001:3f170000 00000018:00000001:3f130000 +[FPCONF] T sqrt0.s 00000 00000019:00000001:3f100000 0000001a:00000001:3f0e0000 0000001b:00000001:3f0b0000 0000001c:00000001:3f090000 0000001d:00000001:3f060000 0000001e:00000001:3f040000 0000001f:00000001:3f020000 00000020:00000001:3f7f0000 +[FPCONF] T sqrt0.s 00000 00000021:00000001:3f7b0000 00000022:00000001:3f770000 00000023:00000001:3f740000 00000024:00000001:3f710000 00000025:00000001:3f6d0000 00000026:00000001:3f6a0000 00000027:00000001:3f670000 00000028:00000001:3f640000 +[FPCONF] T sqrt0.s 00000 00000029:00000001:3f610000 0000002a:00000001:3f5f0000 0000002b:00000001:3f5c0000 0000002c:00000001:3f5a0000 0000002d:00000001:3f570000 0000002e:00000001:3f550000 0000002f:00000001:3f530000 00000030:00000001:3f500000 +[FPCONF] T sqrt0.s 00000 00000031:00000001:3f4e0000 00000032:00000001:3f4c0000 00000033:00000001:3f4a0000 00000034:00000001:3f480000 00000035:00000001:3f460000 00000036:00000001:3f450000 00000037:00000001:3f430000 00000038:00000001:3f410000 +[FPCONF] T sqrt0.s 00000 00000039:00000001:3f3f0000 0000003a:00000001:3f3e0000 0000003b:00000001:3f3c0000 0000003c:00000001:3f3b0000 0000003d:00000001:3f390000 0000003e:00000001:3f380000 0000003f:00000001:3f360000 00000040:00000001:3f340000 +[FPCONF] T sqrt0.s 00000 00000041:00000001:3f330000 00000042:00000001:3f320000 00000043:00000001:3f300000 00000044:00000001:3f2f0000 00000045:00000001:3f2e0000 00000046:00000001:3f2c0000 00000047:00000001:3f2b0000 00000048:00000001:3f2a0000 +[FPCONF] T sqrt0.s 00000 00000049:00000001:3f290000 0000004a:00000001:3f280000 0000004b:00000001:3f270000 0000004c:00000001:3f260000 0000004d:00000001:3f250000 0000004e:00000001:3f230000 0000004f:00000001:3f220000 00000050:00000001:3f210000 +[FPCONF] T sqrt0.s 00000 00000051:00000001:3f200000 00000052:00000001:3f1f0000 00000053:00000002:3f1e0000 00000055:00000001:3f1d0000 00000056:00000001:3f1c0000 00000057:00000001:3f1b0000 00000058:00000001:3f1a0000 00000059:00000001:3f190000 +[FPCONF] T sqrt0.s 00000 0000005a:00000001:3f180000 0000005b:00000002:3f170000 0000005d:00000001:3f160000 0000005e:00000001:3f150000 0000005f:00000001:3f140000 00000060:00000002:3f130000 00000062:00000001:3f120000 00000063:00000001:3f110000 +[FPCONF] T sqrt0.s 00000 00000064:00000002:3f100000 00000066:00000001:3f0f0000 00000067:00000002:3f0e0000 00000069:00000001:3f0d0000 0000006a:00000002:3f0c0000 0000006c:00000001:3f0b0000 0000006d:00000002:3f0a0000 0000006f:00000002:3f090000 +[FPCONF] T sqrt0.s 00000 00000071:00000001:3f080000 00000072:00000002:3f070000 00000074:00000002:3f060000 00000076:00000001:3f050000 00000077:00000002:3f040000 00000079:00000002:3f030000 0000007b:00000002:3f020000 0000007d:00000002:3f010000 +[FPCONF] T sqrt0.s 00000 0000007f:00000001:3f000000 00000080:00000002:3f7f0000 00000082:00000002:3f7d0000 00000084:00000002:3f7b0000 00000086:00000002:3f790000 00000088:00000002:3f770000 0000008a:00000002:3f760000 0000008c:00000002:3f740000 +[FPCONF] T sqrt0.s 00000 0000008e:00000002:3f720000 00000090:00000002:3f710000 00000092:00000002:3f6f0000 00000094:00000002:3f6d0000 00000096:00000002:3f6c0000 00000098:00000002:3f6a0000 0000009a:00000002:3f690000 0000009c:00000002:3f670000 +[FPCONF] T sqrt0.s 00000 0000009e:00000002:3f660000 000000a0:00000002:3f640000 000000a2:00000002:3f630000 000000a4:00000002:3f610000 000000a6:00000002:3f600000 000000a8:00000002:3f5f0000 000000aa:00000002:3f5d0000 000000ac:00000002:3f5c0000 +[FPCONF] T sqrt0.s 00000 000000ae:00000002:3f5b0000 000000b0:00000002:3f5a0000 000000b2:00000002:3f580000 000000b4:00000002:3f570000 000000b6:00000002:3f560000 000000b8:00000002:3f550000 000000ba:00000002:3f540000 000000bc:00000002:3f530000 +[FPCONF] T sqrt0.s 00000 000000be:00000002:3f520000 000000c0:00000002:3f500000 000000c2:00000002:3f4f0000 000000c4:00000002:3f4e0000 000000c6:00000002:3f4d0000 000000c8:00000002:3f4c0000 000000ca:00000002:3f4b0000 000000cc:00000002:3f4a0000 +[FPCONF] T sqrt0.s 00000 000000ce:00000002:3f490000 000000d0:00000002:3f480000 000000d2:00000002:3f470000 000000d4:00000004:3f460000 000000d8:00000002:3f450000 000000da:00000002:3f440000 000000dc:00000002:3f430000 000000de:00000002:3f420000 +[FPCONF] T sqrt0.s 00000 000000e0:00000002:3f410000 000000e2:00000002:3f400000 000000e4:00000004:3f3f0000 000000e8:00000002:3f3e0000 000000ea:00000002:3f3d0000 000000ec:00000002:3f3c0000 000000ee:00000004:3f3b0000 000000f2:00000002:3f3a0000 +[FPCONF] T sqrt0.s 00000 000000f4:00000002:3f390000 000000f6:00000004:3f380000 000000fa:00000002:3f370000 000000fc:00000002:3f360000 000000fe:00000002:3f350000 00000100:00000004:3f340000 00000104:00000004:3f330000 00000108:00000004:3f320000 +[FPCONF] T sqrt0.s 00000 0000010c:00000004:3f300000 00000110:00000004:3f2f0000 00000114:00000004:3f2e0000 00000118:00000004:3f2c0000 0000011c:00000004:3f2b0000 00000120:00000004:3f2a0000 00000124:00000004:3f290000 00000128:00000004:3f280000 +[FPCONF] T sqrt0.s 00000 0000012c:00000004:3f270000 00000130:00000004:3f260000 00000134:00000004:3f250000 00000138:00000004:3f230000 0000013c:00000004:3f220000 00000140:00000004:3f210000 00000144:00000004:3f200000 00000148:00000004:3f1f0000 +[FPCONF] T sqrt0.s 00000 0000014c:00000008:3f1e0000 00000154:00000004:3f1d0000 00000158:00000004:3f1c0000 0000015c:00000004:3f1b0000 00000160:00000004:3f1a0000 00000164:00000004:3f190000 00000168:00000004:3f180000 0000016c:00000008:3f170000 +[FPCONF] T sqrt0.s 00000 00000174:00000004:3f160000 00000178:00000004:3f150000 0000017c:00000004:3f140000 00000180:00000008:3f130000 00000188:00000004:3f120000 0000018c:00000004:3f110000 00000190:00000008:3f100000 00000198:00000004:3f0f0000 +[FPCONF] T sqrt0.s 00000 0000019c:00000008:3f0e0000 000001a4:00000004:3f0d0000 000001a8:00000008:3f0c0000 000001b0:00000004:3f0b0000 000001b4:00000008:3f0a0000 000001bc:00000008:3f090000 000001c4:00000004:3f080000 000001c8:00000008:3f070000 +[FPCONF] T sqrt0.s 00000 000001d0:00000008:3f060000 000001d8:00000004:3f050000 000001dc:00000008:3f040000 000001e4:00000008:3f030000 000001ec:00000008:3f020000 000001f4:00000008:3f010000 000001fc:00000004:3f000000 00000200:00000008:3f7f0000 +[FPCONF] T sqrt0.s 00000 00000208:00000008:3f7d0000 00000210:00000008:3f7b0000 00000218:00000008:3f790000 00000220:00000008:3f770000 00000228:00000008:3f760000 00000230:00000008:3f740000 00000238:00000008:3f720000 00000240:00000008:3f710000 +[FPCONF] T sqrt0.s 00000 00000248:00000008:3f6f0000 00000250:00000008:3f6d0000 00000258:00000008:3f6c0000 00000260:00000008:3f6a0000 00000268:00000008:3f690000 00000270:00000008:3f670000 00000278:00000008:3f660000 00000280:00000008:3f640000 +[FPCONF] T sqrt0.s 00000 00000288:00000008:3f630000 00000290:00000008:3f610000 00000298:00000008:3f600000 000002a0:00000008:3f5f0000 000002a8:00000008:3f5d0000 000002b0:00000008:3f5c0000 000002b8:00000008:3f5b0000 000002c0:00000008:3f5a0000 +[FPCONF] T sqrt0.s 00000 000002c8:00000008:3f580000 000002d0:00000008:3f570000 000002d8:00000008:3f560000 000002e0:00000008:3f550000 000002e8:00000008:3f540000 000002f0:00000008:3f530000 000002f8:00000008:3f520000 00000300:00000008:3f500000 +[FPCONF] T sqrt0.s 00000 00000308:00000008:3f4f0000 00000310:00000008:3f4e0000 00000318:00000008:3f4d0000 00000320:00000008:3f4c0000 00000328:00000008:3f4b0000 00000330:00000008:3f4a0000 00000338:00000008:3f490000 00000340:00000008:3f480000 +[FPCONF] T sqrt0.s 00000 00000348:00000008:3f470000 00000350:00000010:3f460000 00000360:00000008:3f450000 00000368:00000008:3f440000 00000370:00000008:3f430000 00000378:00000008:3f420000 00000380:00000008:3f410000 00000388:00000008:3f400000 +[FPCONF] T sqrt0.s 00000 00000390:00000010:3f3f0000 000003a0:00000008:3f3e0000 000003a8:00000008:3f3d0000 000003b0:00000008:3f3c0000 000003b8:00000010:3f3b0000 000003c8:00000008:3f3a0000 000003d0:00000008:3f390000 000003d8:00000010:3f380000 +[FPCONF] T sqrt0.s 00000 000003e8:00000008:3f370000 000003f0:00000008:3f360000 000003f8:00000008:3f350000 00000400:00000010:3f340000 00000410:00000010:3f330000 00000420:00000010:3f320000 00000430:00000010:3f300000 00000440:00000010:3f2f0000 +[FPCONF] T sqrt0.s 00000 00000450:00000010:3f2e0000 00000460:00000010:3f2c0000 00000470:00000010:3f2b0000 00000480:00000010:3f2a0000 00000490:00000010:3f290000 000004a0:00000010:3f280000 000004b0:00000010:3f270000 000004c0:00000010:3f260000 +[FPCONF] T sqrt0.s 00000 000004d0:00000010:3f250000 000004e0:00000010:3f230000 000004f0:00000010:3f220000 00000500:00000010:3f210000 00000510:00000010:3f200000 00000520:00000010:3f1f0000 00000530:00000020:3f1e0000 00000550:00000010:3f1d0000 +[FPCONF] T sqrt0.s 00000 00000560:00000010:3f1c0000 00000570:00000010:3f1b0000 00000580:00000010:3f1a0000 00000590:00000010:3f190000 000005a0:00000010:3f180000 000005b0:00000020:3f170000 000005d0:00000010:3f160000 000005e0:00000010:3f150000 +[FPCONF] T sqrt0.s 00000 000005f0:00000010:3f140000 00000600:00000020:3f130000 00000620:00000010:3f120000 00000630:00000010:3f110000 00000640:00000020:3f100000 00000660:00000010:3f0f0000 00000670:00000020:3f0e0000 00000690:00000010:3f0d0000 +[FPCONF] T sqrt0.s 00000 000006a0:00000020:3f0c0000 000006c0:00000010:3f0b0000 000006d0:00000020:3f0a0000 000006f0:00000020:3f090000 00000710:00000010:3f080000 00000720:00000020:3f070000 00000740:00000020:3f060000 00000760:00000010:3f050000 +[FPCONF] T sqrt0.s 00000 00000770:00000020:3f040000 00000790:00000020:3f030000 000007b0:00000020:3f020000 000007d0:00000020:3f010000 000007f0:00000010:3f000000 00000800:00000020:3f7f0000 00000820:00000020:3f7d0000 00000840:00000020:3f7b0000 +[FPCONF] T sqrt0.s 00000 00000860:00000020:3f790000 00000880:00000020:3f770000 000008a0:00000020:3f760000 000008c0:00000020:3f740000 000008e0:00000020:3f720000 00000900:00000020:3f710000 00000920:00000020:3f6f0000 00000940:00000020:3f6d0000 +[FPCONF] T sqrt0.s 00000 00000960:00000020:3f6c0000 00000980:00000020:3f6a0000 000009a0:00000020:3f690000 000009c0:00000020:3f670000 000009e0:00000020:3f660000 00000a00:00000020:3f640000 00000a20:00000020:3f630000 00000a40:00000020:3f610000 +[FPCONF] T sqrt0.s 00000 00000a60:00000020:3f600000 00000a80:00000020:3f5f0000 00000aa0:00000020:3f5d0000 00000ac0:00000020:3f5c0000 00000ae0:00000020:3f5b0000 00000b00:00000020:3f5a0000 00000b20:00000020:3f580000 00000b40:00000020:3f570000 +[FPCONF] T sqrt0.s 00000 00000b60:00000020:3f560000 00000b80:00000020:3f550000 00000ba0:00000020:3f540000 00000bc0:00000020:3f530000 00000be0:00000020:3f520000 00000c00:00000020:3f500000 00000c20:00000020:3f4f0000 00000c40:00000020:3f4e0000 +[FPCONF] T sqrt0.s 00000 00000c60:00000020:3f4d0000 00000c80:00000020:3f4c0000 00000ca0:00000020:3f4b0000 00000cc0:00000020:3f4a0000 00000ce0:00000020:3f490000 00000d00:00000020:3f480000 00000d20:00000020:3f470000 00000d40:00000040:3f460000 +[FPCONF] T sqrt0.s 00000 00000d80:00000020:3f450000 00000da0:00000020:3f440000 00000dc0:00000020:3f430000 00000de0:00000020:3f420000 00000e00:00000020:3f410000 00000e20:00000020:3f400000 00000e40:00000040:3f3f0000 00000e80:00000020:3f3e0000 +[FPCONF] T sqrt0.s 00000 00000ea0:00000020:3f3d0000 00000ec0:00000020:3f3c0000 00000ee0:00000040:3f3b0000 00000f20:00000020:3f3a0000 00000f40:00000020:3f390000 00000f60:00000040:3f380000 00000fa0:00000020:3f370000 00000fc0:00000020:3f360000 +[FPCONF] T sqrt0.s 00000 00000fe0:00000020:3f350000 00001000:00000040:3f340000 00001040:00000040:3f330000 00001080:00000040:3f320000 000010c0:00000040:3f300000 00001100:00000040:3f2f0000 00001140:00000040:3f2e0000 00001180:00000040:3f2c0000 +[FPCONF] T sqrt0.s 00000 000011c0:00000040:3f2b0000 00001200:00000040:3f2a0000 00001240:00000040:3f290000 00001280:00000040:3f280000 000012c0:00000040:3f270000 00001300:00000040:3f260000 00001340:00000040:3f250000 00001380:00000040:3f230000 +[FPCONF] T sqrt0.s 00000 000013c0:00000040:3f220000 00001400:00000040:3f210000 00001440:00000040:3f200000 00001480:00000040:3f1f0000 000014c0:00000080:3f1e0000 00001540:00000040:3f1d0000 00001580:00000040:3f1c0000 000015c0:00000040:3f1b0000 +[FPCONF] T sqrt0.s 00000 00001600:00000040:3f1a0000 00001640:00000040:3f190000 00001680:00000040:3f180000 000016c0:00000080:3f170000 00001740:00000040:3f160000 00001780:00000040:3f150000 000017c0:00000040:3f140000 00001800:00000080:3f130000 +[FPCONF] T sqrt0.s 00000 00001880:00000040:3f120000 000018c0:00000040:3f110000 00001900:00000080:3f100000 00001980:00000040:3f0f0000 000019c0:00000080:3f0e0000 00001a40:00000040:3f0d0000 00001a80:00000080:3f0c0000 00001b00:00000040:3f0b0000 +[FPCONF] T sqrt0.s 00000 00001b40:00000080:3f0a0000 00001bc0:00000080:3f090000 00001c40:00000040:3f080000 00001c80:00000080:3f070000 00001d00:00000080:3f060000 00001d80:00000040:3f050000 00001dc0:00000080:3f040000 00001e40:00000080:3f030000 +[FPCONF] T sqrt0.s 00000 00001ec0:00000080:3f020000 00001f40:00000080:3f010000 00001fc0:00000040:3f000000 00002000:00000080:3f7f0000 00002080:00000080:3f7d0000 00002100:00000080:3f7b0000 00002180:00000080:3f790000 00002200:00000080:3f770000 +[FPCONF] T sqrt0.s 00000 00002280:00000080:3f760000 00002300:00000080:3f740000 00002380:00000080:3f720000 00002400:00000080:3f710000 00002480:00000080:3f6f0000 00002500:00000080:3f6d0000 00002580:00000080:3f6c0000 00002600:00000080:3f6a0000 +[FPCONF] T sqrt0.s 00000 00002680:00000080:3f690000 00002700:00000080:3f670000 00002780:00000080:3f660000 00002800:00000080:3f640000 00002880:00000080:3f630000 00002900:00000080:3f610000 00002980:00000080:3f600000 00002a00:00000080:3f5f0000 +[FPCONF] T sqrt0.s 00000 00002a80:00000080:3f5d0000 00002b00:00000080:3f5c0000 00002b80:00000080:3f5b0000 00002c00:00000080:3f5a0000 00002c80:00000080:3f580000 00002d00:00000080:3f570000 00002d80:00000080:3f560000 00002e00:00000080:3f550000 +[FPCONF] T sqrt0.s 00000 00002e80:00000080:3f540000 00002f00:00000080:3f530000 00002f80:00000080:3f520000 00003000:00000080:3f500000 00003080:00000080:3f4f0000 00003100:00000080:3f4e0000 00003180:00000080:3f4d0000 00003200:00000080:3f4c0000 +[FPCONF] T sqrt0.s 00000 00003280:00000080:3f4b0000 00003300:00000080:3f4a0000 00003380:00000080:3f490000 00003400:00000080:3f480000 00003480:00000080:3f470000 00003500:00000100:3f460000 00003600:00000080:3f450000 00003680:00000080:3f440000 +[FPCONF] T sqrt0.s 00000 00003700:00000080:3f430000 00003780:00000080:3f420000 00003800:00000080:3f410000 00003880:00000080:3f400000 00003900:00000100:3f3f0000 00003a00:00000080:3f3e0000 00003a80:00000080:3f3d0000 00003b00:00000080:3f3c0000 +[FPCONF] T sqrt0.s 00000 00003b80:00000100:3f3b0000 00003c80:00000080:3f3a0000 00003d00:00000080:3f390000 00003d80:00000100:3f380000 00003e80:00000080:3f370000 00003f00:00000080:3f360000 00003f80:00000080:3f350000 00004000:00000100:3f340000 +[FPCONF] T sqrt0.s 00000 00004100:00000100:3f330000 00004200:00000100:3f320000 00004300:00000100:3f300000 00004400:00000100:3f2f0000 00004500:00000100:3f2e0000 00004600:00000100:3f2c0000 00004700:00000100:3f2b0000 00004800:00000100:3f2a0000 +[FPCONF] T sqrt0.s 00000 00004900:00000100:3f290000 00004a00:00000100:3f280000 00004b00:00000100:3f270000 00004c00:00000100:3f260000 00004d00:00000100:3f250000 00004e00:00000100:3f230000 00004f00:00000100:3f220000 00005000:00000100:3f210000 +[FPCONF] T sqrt0.s 00000 00005100:00000100:3f200000 00005200:00000100:3f1f0000 00005300:00000200:3f1e0000 00005500:00000100:3f1d0000 00005600:00000100:3f1c0000 00005700:00000100:3f1b0000 00005800:00000100:3f1a0000 00005900:00000100:3f190000 +[FPCONF] T sqrt0.s 00000 00005a00:00000100:3f180000 00005b00:00000200:3f170000 00005d00:00000100:3f160000 00005e00:00000100:3f150000 00005f00:00000100:3f140000 00006000:00000200:3f130000 00006200:00000100:3f120000 00006300:00000100:3f110000 +[FPCONF] T sqrt0.s 00000 00006400:00000200:3f100000 00006600:00000100:3f0f0000 00006700:00000200:3f0e0000 00006900:00000100:3f0d0000 00006a00:00000200:3f0c0000 00006c00:00000100:3f0b0000 00006d00:00000200:3f0a0000 00006f00:00000200:3f090000 +[FPCONF] T sqrt0.s 00000 00007100:00000100:3f080000 00007200:00000200:3f070000 00007400:00000200:3f060000 00007600:00000100:3f050000 00007700:00000200:3f040000 00007900:00000200:3f030000 00007b00:00000200:3f020000 00007d00:00000200:3f010000 +[FPCONF] T sqrt0.s 00000 00007f00:00000100:3f000000 00008000:00000200:3f7f0000 00008200:00000200:3f7d0000 00008400:00000200:3f7b0000 00008600:00000200:3f790000 00008800:00000200:3f770000 00008a00:00000200:3f760000 00008c00:00000200:3f740000 +[FPCONF] T sqrt0.s 00000 00008e00:00000200:3f720000 00009000:00000200:3f710000 00009200:00000200:3f6f0000 00009400:00000200:3f6d0000 00009600:00000200:3f6c0000 00009800:00000200:3f6a0000 00009a00:00000200:3f690000 00009c00:00000200:3f670000 +[FPCONF] T sqrt0.s 00000 00009e00:00000200:3f660000 0000a000:00000200:3f640000 0000a200:00000200:3f630000 0000a400:00000200:3f610000 0000a600:00000200:3f600000 0000a800:00000200:3f5f0000 0000aa00:00000200:3f5d0000 0000ac00:00000200:3f5c0000 +[FPCONF] T sqrt0.s 00000 0000ae00:00000200:3f5b0000 0000b000:00000200:3f5a0000 0000b200:00000200:3f580000 0000b400:00000200:3f570000 0000b600:00000200:3f560000 0000b800:00000200:3f550000 0000ba00:00000200:3f540000 0000bc00:00000200:3f530000 +[FPCONF] T sqrt0.s 00000 0000be00:00000200:3f520000 0000c000:00000200:3f500000 0000c200:00000200:3f4f0000 0000c400:00000200:3f4e0000 0000c600:00000200:3f4d0000 0000c800:00000200:3f4c0000 0000ca00:00000200:3f4b0000 0000cc00:00000200:3f4a0000 +[FPCONF] T sqrt0.s 00000 0000ce00:00000200:3f490000 0000d000:00000200:3f480000 0000d200:00000200:3f470000 0000d400:00000400:3f460000 0000d800:00000200:3f450000 0000da00:00000200:3f440000 0000dc00:00000200:3f430000 0000de00:00000200:3f420000 +[FPCONF] T sqrt0.s 00000 0000e000:00000200:3f410000 0000e200:00000200:3f400000 0000e400:00000400:3f3f0000 0000e800:00000200:3f3e0000 0000ea00:00000200:3f3d0000 0000ec00:00000200:3f3c0000 0000ee00:00000400:3f3b0000 0000f200:00000200:3f3a0000 +[FPCONF] T sqrt0.s 00000 0000f400:00000200:3f390000 0000f600:00000400:3f380000 0000fa00:00000200:3f370000 0000fc00:00000200:3f360000 0000fe00:00000200:3f350000 00010000:00000400:3f340000 00010400:00000400:3f330000 00010800:00000400:3f320000 +[FPCONF] T sqrt0.s 00000 00010c00:00000400:3f300000 00011000:00000400:3f2f0000 00011400:00000400:3f2e0000 00011800:00000400:3f2c0000 00011c00:00000400:3f2b0000 00012000:00000400:3f2a0000 00012400:00000400:3f290000 00012800:00000400:3f280000 +[FPCONF] T sqrt0.s 00000 00012c00:00000400:3f270000 00013000:00000400:3f260000 00013400:00000400:3f250000 00013800:00000400:3f230000 00013c00:00000400:3f220000 00014000:00000400:3f210000 00014400:00000400:3f200000 00014800:00000400:3f1f0000 +[FPCONF] T sqrt0.s 00000 00014c00:00000800:3f1e0000 00015400:00000400:3f1d0000 00015800:00000400:3f1c0000 00015c00:00000400:3f1b0000 00016000:00000400:3f1a0000 00016400:00000400:3f190000 00016800:00000400:3f180000 00016c00:00000800:3f170000 +[FPCONF] T sqrt0.s 00000 00017400:00000400:3f160000 00017800:00000400:3f150000 00017c00:00000400:3f140000 00018000:00000800:3f130000 00018800:00000400:3f120000 00018c00:00000400:3f110000 00019000:00000800:3f100000 00019800:00000400:3f0f0000 +[FPCONF] T sqrt0.s 00000 00019c00:00000800:3f0e0000 0001a400:00000400:3f0d0000 0001a800:00000800:3f0c0000 0001b000:00000400:3f0b0000 0001b400:00000800:3f0a0000 0001bc00:00000800:3f090000 0001c400:00000400:3f080000 0001c800:00000800:3f070000 +[FPCONF] T sqrt0.s 00000 0001d000:00000800:3f060000 0001d800:00000400:3f050000 0001dc00:00000800:3f040000 0001e400:00000800:3f030000 0001ec00:00000800:3f020000 0001f400:00000800:3f010000 0001fc00:00000400:3f000000 00020000:00000800:3f7f0000 +[FPCONF] T sqrt0.s 00000 00020800:00000800:3f7d0000 00021000:00000800:3f7b0000 00021800:00000800:3f790000 00022000:00000800:3f770000 00022800:00000800:3f760000 00023000:00000800:3f740000 00023800:00000800:3f720000 00024000:00000800:3f710000 +[FPCONF] T sqrt0.s 00000 00024800:00000800:3f6f0000 00025000:00000800:3f6d0000 00025800:00000800:3f6c0000 00026000:00000800:3f6a0000 00026800:00000800:3f690000 00027000:00000800:3f670000 00027800:00000800:3f660000 00028000:00000800:3f640000 +[FPCONF] T sqrt0.s 00000 00028800:00000800:3f630000 00029000:00000800:3f610000 00029800:00000800:3f600000 0002a000:00000800:3f5f0000 0002a800:00000800:3f5d0000 0002b000:00000800:3f5c0000 0002b800:00000800:3f5b0000 0002c000:00000800:3f5a0000 +[FPCONF] T sqrt0.s 00000 0002c800:00000800:3f580000 0002d000:00000800:3f570000 0002d800:00000800:3f560000 0002e000:00000800:3f550000 0002e800:00000800:3f540000 0002f000:00000800:3f530000 0002f800:00000800:3f520000 00030000:00000800:3f500000 +[FPCONF] T sqrt0.s 00000 00030800:00000800:3f4f0000 00031000:00000800:3f4e0000 00031800:00000800:3f4d0000 00032000:00000800:3f4c0000 00032800:00000800:3f4b0000 00033000:00000800:3f4a0000 00033800:00000800:3f490000 00034000:00000800:3f480000 +[FPCONF] T sqrt0.s 00000 00034800:00000800:3f470000 00035000:00001000:3f460000 00036000:00000800:3f450000 00036800:00000800:3f440000 00037000:00000800:3f430000 00037800:00000800:3f420000 00038000:00000800:3f410000 00038800:00000800:3f400000 +[FPCONF] T sqrt0.s 00000 00039000:00001000:3f3f0000 0003a000:00000800:3f3e0000 0003a800:00000800:3f3d0000 0003b000:00000800:3f3c0000 0003b800:00001000:3f3b0000 0003c800:00000800:3f3a0000 0003d000:00000800:3f390000 0003d800:00001000:3f380000 +[FPCONF] T sqrt0.s 00000 0003e800:00000800:3f370000 0003f000:00000800:3f360000 0003f800:00000800:3f350000 00040000:00001000:3f340000 00041000:00001000:3f330000 00042000:00001000:3f320000 00043000:00001000:3f300000 00044000:00001000:3f2f0000 +[FPCONF] T sqrt0.s 00000 00045000:00001000:3f2e0000 00046000:00001000:3f2c0000 00047000:00001000:3f2b0000 00048000:00001000:3f2a0000 00049000:00001000:3f290000 0004a000:00001000:3f280000 0004b000:00001000:3f270000 0004c000:00001000:3f260000 +[FPCONF] T sqrt0.s 00000 0004d000:00001000:3f250000 0004e000:00001000:3f230000 0004f000:00001000:3f220000 00050000:00001000:3f210000 00051000:00001000:3f200000 00052000:00001000:3f1f0000 00053000:00002000:3f1e0000 00055000:00001000:3f1d0000 +[FPCONF] T sqrt0.s 00000 00056000:00001000:3f1c0000 00057000:00001000:3f1b0000 00058000:00001000:3f1a0000 00059000:00001000:3f190000 0005a000:00001000:3f180000 0005b000:00002000:3f170000 0005d000:00001000:3f160000 0005e000:00001000:3f150000 +[FPCONF] T sqrt0.s 00000 0005f000:00001000:3f140000 00060000:00002000:3f130000 00062000:00001000:3f120000 00063000:00001000:3f110000 00064000:00002000:3f100000 00066000:00001000:3f0f0000 00067000:00002000:3f0e0000 00069000:00001000:3f0d0000 +[FPCONF] T sqrt0.s 00000 0006a000:00002000:3f0c0000 0006c000:00001000:3f0b0000 0006d000:00002000:3f0a0000 0006f000:00002000:3f090000 00071000:00001000:3f080000 00072000:00002000:3f070000 00074000:00002000:3f060000 00076000:00001000:3f050000 +[FPCONF] T sqrt0.s 00000 00077000:00002000:3f040000 00079000:00002000:3f030000 0007b000:00002000:3f020000 0007d000:00002000:3f010000 0007f000:00001000:3f000000 00080000:00002000:3f7f0000 00082000:00002000:3f7d0000 00084000:00002000:3f7b0000 +[FPCONF] T sqrt0.s 00000 00086000:00002000:3f790000 00088000:00002000:3f770000 0008a000:00002000:3f760000 0008c000:00002000:3f740000 0008e000:00002000:3f720000 00090000:00002000:3f710000 00092000:00002000:3f6f0000 00094000:00002000:3f6d0000 +[FPCONF] T sqrt0.s 00000 00096000:00002000:3f6c0000 00098000:00002000:3f6a0000 0009a000:00002000:3f690000 0009c000:00002000:3f670000 0009e000:00002000:3f660000 000a0000:00002000:3f640000 000a2000:00002000:3f630000 000a4000:00002000:3f610000 +[FPCONF] T sqrt0.s 00000 000a6000:00002000:3f600000 000a8000:00002000:3f5f0000 000aa000:00002000:3f5d0000 000ac000:00002000:3f5c0000 000ae000:00002000:3f5b0000 000b0000:00002000:3f5a0000 000b2000:00002000:3f580000 000b4000:00002000:3f570000 +[FPCONF] T sqrt0.s 00000 000b6000:00002000:3f560000 000b8000:00002000:3f550000 000ba000:00002000:3f540000 000bc000:00002000:3f530000 000be000:00002000:3f520000 000c0000:00002000:3f500000 000c2000:00002000:3f4f0000 000c4000:00002000:3f4e0000 +[FPCONF] T sqrt0.s 00000 000c6000:00002000:3f4d0000 000c8000:00002000:3f4c0000 000ca000:00002000:3f4b0000 000cc000:00002000:3f4a0000 000ce000:00002000:3f490000 000d0000:00002000:3f480000 000d2000:00002000:3f470000 000d4000:00004000:3f460000 +[FPCONF] T sqrt0.s 00000 000d8000:00002000:3f450000 000da000:00002000:3f440000 000dc000:00002000:3f430000 000de000:00002000:3f420000 000e0000:00002000:3f410000 000e2000:00002000:3f400000 000e4000:00004000:3f3f0000 000e8000:00002000:3f3e0000 +[FPCONF] T sqrt0.s 00000 000ea000:00002000:3f3d0000 000ec000:00002000:3f3c0000 000ee000:00004000:3f3b0000 000f2000:00002000:3f3a0000 000f4000:00002000:3f390000 000f6000:00004000:3f380000 000fa000:00002000:3f370000 000fc000:00002000:3f360000 +[FPCONF] T sqrt0.s 00000 000fe000:00002000:3f350000 00100000:00004000:3f340000 00104000:00004000:3f330000 00108000:00004000:3f320000 0010c000:00004000:3f300000 00110000:00004000:3f2f0000 00114000:00004000:3f2e0000 00118000:00004000:3f2c0000 +[FPCONF] T sqrt0.s 00000 0011c000:00004000:3f2b0000 00120000:00004000:3f2a0000 00124000:00004000:3f290000 00128000:00004000:3f280000 0012c000:00004000:3f270000 00130000:00004000:3f260000 00134000:00004000:3f250000 00138000:00004000:3f230000 +[FPCONF] T sqrt0.s 00000 0013c000:00004000:3f220000 00140000:00004000:3f210000 00144000:00004000:3f200000 00148000:00004000:3f1f0000 0014c000:00008000:3f1e0000 00154000:00004000:3f1d0000 00158000:00004000:3f1c0000 0015c000:00004000:3f1b0000 +[FPCONF] T sqrt0.s 00000 00160000:00004000:3f1a0000 00164000:00004000:3f190000 00168000:00004000:3f180000 0016c000:00008000:3f170000 00174000:00004000:3f160000 00178000:00004000:3f150000 0017c000:00004000:3f140000 00180000:00008000:3f130000 +[FPCONF] T sqrt0.s 00000 00188000:00004000:3f120000 0018c000:00004000:3f110000 00190000:00008000:3f100000 00198000:00004000:3f0f0000 0019c000:00008000:3f0e0000 001a4000:00004000:3f0d0000 001a8000:00008000:3f0c0000 001b0000:00004000:3f0b0000 +[FPCONF] T sqrt0.s 00000 001b4000:00008000:3f0a0000 001bc000:00008000:3f090000 001c4000:00004000:3f080000 001c8000:00008000:3f070000 001d0000:00008000:3f060000 001d8000:00004000:3f050000 001dc000:00008000:3f040000 001e4000:00008000:3f030000 +[FPCONF] T sqrt0.s 00000 001ec000:00008000:3f020000 001f4000:00008000:3f010000 001fc000:00004000:3f000000 00200000:00008000:3f7f0000 00208000:00008000:3f7d0000 00210000:00008000:3f7b0000 00218000:00008000:3f790000 00220000:00008000:3f770000 +[FPCONF] T sqrt0.s 00000 00228000:00008000:3f760000 00230000:00008000:3f740000 00238000:00008000:3f720000 00240000:00008000:3f710000 00248000:00008000:3f6f0000 00250000:00008000:3f6d0000 00258000:00008000:3f6c0000 00260000:00008000:3f6a0000 +[FPCONF] T sqrt0.s 00000 00268000:00008000:3f690000 00270000:00008000:3f670000 00278000:00008000:3f660000 00280000:00008000:3f640000 00288000:00008000:3f630000 00290000:00008000:3f610000 00298000:00008000:3f600000 002a0000:00008000:3f5f0000 +[FPCONF] T sqrt0.s 00000 002a8000:00008000:3f5d0000 002b0000:00008000:3f5c0000 002b8000:00008000:3f5b0000 002c0000:00008000:3f5a0000 002c8000:00008000:3f580000 002d0000:00008000:3f570000 002d8000:00008000:3f560000 002e0000:00008000:3f550000 +[FPCONF] T sqrt0.s 00000 002e8000:00008000:3f540000 002f0000:00008000:3f530000 002f8000:00008000:3f520000 00300000:00008000:3f500000 00308000:00008000:3f4f0000 00310000:00008000:3f4e0000 00318000:00008000:3f4d0000 00320000:00008000:3f4c0000 +[FPCONF] T sqrt0.s 00000 00328000:00008000:3f4b0000 00330000:00008000:3f4a0000 00338000:00008000:3f490000 00340000:00008000:3f480000 00348000:00008000:3f470000 00350000:00010000:3f460000 00360000:00008000:3f450000 00368000:00008000:3f440000 +[FPCONF] T sqrt0.s 00000 00370000:00008000:3f430000 00378000:00008000:3f420000 00380000:00008000:3f410000 00388000:00008000:3f400000 00390000:00010000:3f3f0000 003a0000:00008000:3f3e0000 003a8000:00008000:3f3d0000 003b0000:00008000:3f3c0000 +[FPCONF] T sqrt0.s 00000 003b8000:00010000:3f3b0000 003c8000:00008000:3f3a0000 003d0000:00008000:3f390000 003d8000:00010000:3f380000 003e8000:00008000:3f370000 003f0000:00008000:3f360000 003f8000:00008000:3f350000 00400000:00010000:3f340000 +[FPCONF] T sqrt0.s 00000 00410000:00010000:3f330000 00420000:00010000:3f320000 00430000:00010000:3f300000 00440000:00010000:3f2f0000 00450000:00010000:3f2e0000 00460000:00010000:3f2c0000 00470000:00010000:3f2b0000 00480000:00010000:3f2a0000 +[FPCONF] T sqrt0.s 00000 00490000:00010000:3f290000 004a0000:00010000:3f280000 004b0000:00010000:3f270000 004c0000:00010000:3f260000 004d0000:00010000:3f250000 004e0000:00010000:3f230000 004f0000:00010000:3f220000 00500000:00010000:3f210000 +[FPCONF] T sqrt0.s 00000 00510000:00010000:3f200000 00520000:00010000:3f1f0000 00530000:00020000:3f1e0000 00550000:00010000:3f1d0000 00560000:00010000:3f1c0000 00570000:00010000:3f1b0000 00580000:00010000:3f1a0000 00590000:00010000:3f190000 +[FPCONF] T sqrt0.s 00000 005a0000:00010000:3f180000 005b0000:00020000:3f170000 005d0000:00010000:3f160000 005e0000:00010000:3f150000 005f0000:00010000:3f140000 00600000:00020000:3f130000 00620000:00010000:3f120000 00630000:00010000:3f110000 +[FPCONF] T sqrt0.s 00000 00640000:00020000:3f100000 00660000:00010000:3f0f0000 00670000:00020000:3f0e0000 00690000:00010000:3f0d0000 006a0000:00020000:3f0c0000 006c0000:00010000:3f0b0000 006d0000:00020000:3f0a0000 006f0000:00020000:3f090000 +[FPCONF] T sqrt0.s 00000 00710000:00010000:3f080000 00720000:00020000:3f070000 00740000:00020000:3f060000 00760000:00010000:3f050000 00770000:00020000:3f040000 00790000:00020000:3f030000 007b0000:00020000:3f020000 007d0000:00020000:3f010000 +[FPCONF] T sqrt0.s 00000 007f0000:00010000:3f000000 +[FPCONF] END table=sqrt0.s exp=0 sign=0 runs=993 aborted=0 +[FPCONF] TABLE op=sqrt0.s exp=1 sign=0 significand-bits=23 +[FPCONF] T sqrt0.s 00001 00000000:00020000:3f7f0000 00020000:00020000:3f7d0000 00040000:00020000:3f7b0000 00060000:00020000:3f790000 00080000:00020000:3f770000 000a0000:00020000:3f760000 000c0000:00020000:3f740000 000e0000:00020000:3f720000 +[FPCONF] T sqrt0.s 00001 00100000:00020000:3f710000 00120000:00020000:3f6f0000 00140000:00020000:3f6d0000 00160000:00020000:3f6c0000 00180000:00020000:3f6a0000 001a0000:00020000:3f690000 001c0000:00020000:3f670000 001e0000:00020000:3f660000 +[FPCONF] T sqrt0.s 00001 00200000:00020000:3f640000 00220000:00020000:3f630000 00240000:00020000:3f610000 00260000:00020000:3f600000 00280000:00020000:3f5f0000 002a0000:00020000:3f5d0000 002c0000:00020000:3f5c0000 002e0000:00020000:3f5b0000 +[FPCONF] T sqrt0.s 00001 00300000:00020000:3f5a0000 00320000:00020000:3f580000 00340000:00020000:3f570000 00360000:00020000:3f560000 00380000:00020000:3f550000 003a0000:00020000:3f540000 003c0000:00020000:3f530000 003e0000:00020000:3f520000 +[FPCONF] T sqrt0.s 00001 00400000:00020000:3f500000 00420000:00020000:3f4f0000 00440000:00020000:3f4e0000 00460000:00020000:3f4d0000 00480000:00020000:3f4c0000 004a0000:00020000:3f4b0000 004c0000:00020000:3f4a0000 004e0000:00020000:3f490000 +[FPCONF] T sqrt0.s 00001 00500000:00020000:3f480000 00520000:00020000:3f470000 00540000:00040000:3f460000 00580000:00020000:3f450000 005a0000:00020000:3f440000 005c0000:00020000:3f430000 005e0000:00020000:3f420000 00600000:00020000:3f410000 +[FPCONF] T sqrt0.s 00001 00620000:00020000:3f400000 00640000:00040000:3f3f0000 00680000:00020000:3f3e0000 006a0000:00020000:3f3d0000 006c0000:00020000:3f3c0000 006e0000:00040000:3f3b0000 00720000:00020000:3f3a0000 00740000:00020000:3f390000 +[FPCONF] T sqrt0.s 00001 00760000:00040000:3f380000 007a0000:00020000:3f370000 007c0000:00020000:3f360000 007e0000:00020000:3f350000 +[FPCONF] END table=sqrt0.s exp=1 sign=0 runs=60 aborted=0 +[FPCONF] TABLE op=sqrt0.s exp=2 sign=0 significand-bits=23 +[FPCONF] T sqrt0.s 00002 00000000:00020000:3f340000 00020000:00020000:3f330000 00040000:00020000:3f320000 00060000:00020000:3f300000 00080000:00020000:3f2f0000 000a0000:00020000:3f2e0000 000c0000:00020000:3f2c0000 000e0000:00020000:3f2b0000 +[FPCONF] T sqrt0.s 00002 00100000:00020000:3f2a0000 00120000:00020000:3f290000 00140000:00020000:3f280000 00160000:00020000:3f270000 00180000:00020000:3f260000 001a0000:00020000:3f250000 001c0000:00020000:3f230000 001e0000:00020000:3f220000 +[FPCONF] T sqrt0.s 00002 00200000:00020000:3f210000 00220000:00020000:3f200000 00240000:00020000:3f1f0000 00260000:00040000:3f1e0000 002a0000:00020000:3f1d0000 002c0000:00020000:3f1c0000 002e0000:00020000:3f1b0000 00300000:00020000:3f1a0000 +[FPCONF] T sqrt0.s 00002 00320000:00020000:3f190000 00340000:00020000:3f180000 00360000:00040000:3f170000 003a0000:00020000:3f160000 003c0000:00020000:3f150000 003e0000:00020000:3f140000 00400000:00040000:3f130000 00440000:00020000:3f120000 +[FPCONF] T sqrt0.s 00002 00460000:00020000:3f110000 00480000:00040000:3f100000 004c0000:00020000:3f0f0000 004e0000:00040000:3f0e0000 00520000:00020000:3f0d0000 00540000:00040000:3f0c0000 00580000:00020000:3f0b0000 005a0000:00040000:3f0a0000 +[FPCONF] T sqrt0.s 00002 005e0000:00040000:3f090000 00620000:00020000:3f080000 00640000:00040000:3f070000 00680000:00040000:3f060000 006c0000:00020000:3f050000 006e0000:00040000:3f040000 00720000:00040000:3f030000 00760000:00040000:3f020000 +[FPCONF] T sqrt0.s 00002 007a0000:00040000:3f010000 007e0000:00020000:3f000000 +[FPCONF] END table=sqrt0.s exp=2 sign=0 runs=50 aborted=0 +[FPCONF] TABLE op=sqrt0.s exp=60 sign=0 significand-bits=23 +[FPCONF] T sqrt0.s 00060 00000000:00020000:3f340000 00020000:00020000:3f330000 00040000:00020000:3f320000 00060000:00020000:3f300000 00080000:00020000:3f2f0000 000a0000:00020000:3f2e0000 000c0000:00020000:3f2c0000 000e0000:00020000:3f2b0000 +[FPCONF] T sqrt0.s 00060 00100000:00020000:3f2a0000 00120000:00020000:3f290000 00140000:00020000:3f280000 00160000:00020000:3f270000 00180000:00020000:3f260000 001a0000:00020000:3f250000 001c0000:00020000:3f230000 001e0000:00020000:3f220000 +[FPCONF] T sqrt0.s 00060 00200000:00020000:3f210000 00220000:00020000:3f200000 00240000:00020000:3f1f0000 00260000:00040000:3f1e0000 002a0000:00020000:3f1d0000 002c0000:00020000:3f1c0000 002e0000:00020000:3f1b0000 00300000:00020000:3f1a0000 +[FPCONF] T sqrt0.s 00060 00320000:00020000:3f190000 00340000:00020000:3f180000 00360000:00040000:3f170000 003a0000:00020000:3f160000 003c0000:00020000:3f150000 003e0000:00020000:3f140000 00400000:00040000:3f130000 00440000:00020000:3f120000 +[FPCONF] T sqrt0.s 00060 00460000:00020000:3f110000 00480000:00040000:3f100000 004c0000:00020000:3f0f0000 004e0000:00040000:3f0e0000 00520000:00020000:3f0d0000 00540000:00040000:3f0c0000 00580000:00020000:3f0b0000 005a0000:00040000:3f0a0000 +[FPCONF] T sqrt0.s 00060 005e0000:00040000:3f090000 00620000:00020000:3f080000 00640000:00040000:3f070000 00680000:00040000:3f060000 006c0000:00020000:3f050000 006e0000:00040000:3f040000 00720000:00040000:3f030000 00760000:00040000:3f020000 +[FPCONF] T sqrt0.s 00060 007a0000:00040000:3f010000 007e0000:00020000:3f000000 +[FPCONF] END table=sqrt0.s exp=60 sign=0 runs=50 aborted=0 +[FPCONF] TABLE op=sqrt0.s exp=126 sign=0 significand-bits=23 +[FPCONF] T sqrt0.s 00126 00000000:00020000:3f340000 00020000:00020000:3f330000 00040000:00020000:3f320000 00060000:00020000:3f300000 00080000:00020000:3f2f0000 000a0000:00020000:3f2e0000 000c0000:00020000:3f2c0000 000e0000:00020000:3f2b0000 +[FPCONF] T sqrt0.s 00126 00100000:00020000:3f2a0000 00120000:00020000:3f290000 00140000:00020000:3f280000 00160000:00020000:3f270000 00180000:00020000:3f260000 001a0000:00020000:3f250000 001c0000:00020000:3f230000 001e0000:00020000:3f220000 +[FPCONF] T sqrt0.s 00126 00200000:00020000:3f210000 00220000:00020000:3f200000 00240000:00020000:3f1f0000 00260000:00040000:3f1e0000 002a0000:00020000:3f1d0000 002c0000:00020000:3f1c0000 002e0000:00020000:3f1b0000 00300000:00020000:3f1a0000 +[FPCONF] T sqrt0.s 00126 00320000:00020000:3f190000 00340000:00020000:3f180000 00360000:00040000:3f170000 003a0000:00020000:3f160000 003c0000:00020000:3f150000 003e0000:00020000:3f140000 00400000:00040000:3f130000 00440000:00020000:3f120000 +[FPCONF] T sqrt0.s 00126 00460000:00020000:3f110000 00480000:00040000:3f100000 004c0000:00020000:3f0f0000 004e0000:00040000:3f0e0000 00520000:00020000:3f0d0000 00540000:00040000:3f0c0000 00580000:00020000:3f0b0000 005a0000:00040000:3f0a0000 +[FPCONF] T sqrt0.s 00126 005e0000:00040000:3f090000 00620000:00020000:3f080000 00640000:00040000:3f070000 00680000:00040000:3f060000 006c0000:00020000:3f050000 006e0000:00040000:3f040000 00720000:00040000:3f030000 00760000:00040000:3f020000 +[FPCONF] T sqrt0.s 00126 007a0000:00040000:3f010000 007e0000:00020000:3f000000 +[FPCONF] END table=sqrt0.s exp=126 sign=0 runs=50 aborted=0 +[FPCONF] TABLE op=sqrt0.s exp=127 sign=0 significand-bits=23 +[FPCONF] T sqrt0.s 00127 00000000:00020000:3f7f0000 00020000:00020000:3f7d0000 00040000:00020000:3f7b0000 00060000:00020000:3f790000 00080000:00020000:3f770000 000a0000:00020000:3f760000 000c0000:00020000:3f740000 000e0000:00020000:3f720000 +[FPCONF] T sqrt0.s 00127 00100000:00020000:3f710000 00120000:00020000:3f6f0000 00140000:00020000:3f6d0000 00160000:00020000:3f6c0000 00180000:00020000:3f6a0000 001a0000:00020000:3f690000 001c0000:00020000:3f670000 001e0000:00020000:3f660000 +[FPCONF] T sqrt0.s 00127 00200000:00020000:3f640000 00220000:00020000:3f630000 00240000:00020000:3f610000 00260000:00020000:3f600000 00280000:00020000:3f5f0000 002a0000:00020000:3f5d0000 002c0000:00020000:3f5c0000 002e0000:00020000:3f5b0000 +[FPCONF] T sqrt0.s 00127 00300000:00020000:3f5a0000 00320000:00020000:3f580000 00340000:00020000:3f570000 00360000:00020000:3f560000 00380000:00020000:3f550000 003a0000:00020000:3f540000 003c0000:00020000:3f530000 003e0000:00020000:3f520000 +[FPCONF] T sqrt0.s 00127 00400000:00020000:3f500000 00420000:00020000:3f4f0000 00440000:00020000:3f4e0000 00460000:00020000:3f4d0000 00480000:00020000:3f4c0000 004a0000:00020000:3f4b0000 004c0000:00020000:3f4a0000 004e0000:00020000:3f490000 +[FPCONF] T sqrt0.s 00127 00500000:00020000:3f480000 00520000:00020000:3f470000 00540000:00040000:3f460000 00580000:00020000:3f450000 005a0000:00020000:3f440000 005c0000:00020000:3f430000 005e0000:00020000:3f420000 00600000:00020000:3f410000 +[FPCONF] T sqrt0.s 00127 00620000:00020000:3f400000 00640000:00040000:3f3f0000 00680000:00020000:3f3e0000 006a0000:00020000:3f3d0000 006c0000:00020000:3f3c0000 006e0000:00040000:3f3b0000 00720000:00020000:3f3a0000 00740000:00020000:3f390000 +[FPCONF] T sqrt0.s 00127 00760000:00040000:3f380000 007a0000:00020000:3f370000 007c0000:00020000:3f360000 007e0000:00020000:3f350000 +[FPCONF] END table=sqrt0.s exp=127 sign=0 runs=60 aborted=0 +[FPCONF] TABLE op=sqrt0.s exp=128 sign=0 significand-bits=23 +[FPCONF] T sqrt0.s 00128 00000000:00020000:3f340000 00020000:00020000:3f330000 00040000:00020000:3f320000 00060000:00020000:3f300000 00080000:00020000:3f2f0000 000a0000:00020000:3f2e0000 000c0000:00020000:3f2c0000 000e0000:00020000:3f2b0000 +[FPCONF] T sqrt0.s 00128 00100000:00020000:3f2a0000 00120000:00020000:3f290000 00140000:00020000:3f280000 00160000:00020000:3f270000 00180000:00020000:3f260000 001a0000:00020000:3f250000 001c0000:00020000:3f230000 001e0000:00020000:3f220000 +[FPCONF] T sqrt0.s 00128 00200000:00020000:3f210000 00220000:00020000:3f200000 00240000:00020000:3f1f0000 00260000:00040000:3f1e0000 002a0000:00020000:3f1d0000 002c0000:00020000:3f1c0000 002e0000:00020000:3f1b0000 00300000:00020000:3f1a0000 +[FPCONF] T sqrt0.s 00128 00320000:00020000:3f190000 00340000:00020000:3f180000 00360000:00040000:3f170000 003a0000:00020000:3f160000 003c0000:00020000:3f150000 003e0000:00020000:3f140000 00400000:00040000:3f130000 00440000:00020000:3f120000 +[FPCONF] T sqrt0.s 00128 00460000:00020000:3f110000 00480000:00040000:3f100000 004c0000:00020000:3f0f0000 004e0000:00040000:3f0e0000 00520000:00020000:3f0d0000 00540000:00040000:3f0c0000 00580000:00020000:3f0b0000 005a0000:00040000:3f0a0000 +[FPCONF] T sqrt0.s 00128 005e0000:00040000:3f090000 00620000:00020000:3f080000 00640000:00040000:3f070000 00680000:00040000:3f060000 006c0000:00020000:3f050000 006e0000:00040000:3f040000 00720000:00040000:3f030000 00760000:00040000:3f020000 +[FPCONF] T sqrt0.s 00128 007a0000:00040000:3f010000 007e0000:00020000:3f000000 +[FPCONF] END table=sqrt0.s exp=128 sign=0 runs=50 aborted=0 +[FPCONF] TABLE op=sqrt0.s exp=129 sign=0 significand-bits=23 +[FPCONF] T sqrt0.s 00129 00000000:00020000:3f7f0000 00020000:00020000:3f7d0000 00040000:00020000:3f7b0000 00060000:00020000:3f790000 00080000:00020000:3f770000 000a0000:00020000:3f760000 000c0000:00020000:3f740000 000e0000:00020000:3f720000 +[FPCONF] T sqrt0.s 00129 00100000:00020000:3f710000 00120000:00020000:3f6f0000 00140000:00020000:3f6d0000 00160000:00020000:3f6c0000 00180000:00020000:3f6a0000 001a0000:00020000:3f690000 001c0000:00020000:3f670000 001e0000:00020000:3f660000 +[FPCONF] T sqrt0.s 00129 00200000:00020000:3f640000 00220000:00020000:3f630000 00240000:00020000:3f610000 00260000:00020000:3f600000 00280000:00020000:3f5f0000 002a0000:00020000:3f5d0000 002c0000:00020000:3f5c0000 002e0000:00020000:3f5b0000 +[FPCONF] T sqrt0.s 00129 00300000:00020000:3f5a0000 00320000:00020000:3f580000 00340000:00020000:3f570000 00360000:00020000:3f560000 00380000:00020000:3f550000 003a0000:00020000:3f540000 003c0000:00020000:3f530000 003e0000:00020000:3f520000 +[FPCONF] T sqrt0.s 00129 00400000:00020000:3f500000 00420000:00020000:3f4f0000 00440000:00020000:3f4e0000 00460000:00020000:3f4d0000 00480000:00020000:3f4c0000 004a0000:00020000:3f4b0000 004c0000:00020000:3f4a0000 004e0000:00020000:3f490000 +[FPCONF] T sqrt0.s 00129 00500000:00020000:3f480000 00520000:00020000:3f470000 00540000:00040000:3f460000 00580000:00020000:3f450000 005a0000:00020000:3f440000 005c0000:00020000:3f430000 005e0000:00020000:3f420000 00600000:00020000:3f410000 +[FPCONF] T sqrt0.s 00129 00620000:00020000:3f400000 00640000:00040000:3f3f0000 00680000:00020000:3f3e0000 006a0000:00020000:3f3d0000 006c0000:00020000:3f3c0000 006e0000:00040000:3f3b0000 00720000:00020000:3f3a0000 00740000:00020000:3f390000 +[FPCONF] T sqrt0.s 00129 00760000:00040000:3f380000 007a0000:00020000:3f370000 007c0000:00020000:3f360000 007e0000:00020000:3f350000 +[FPCONF] END table=sqrt0.s exp=129 sign=0 runs=60 aborted=0 +[FPCONF] TABLE op=sqrt0.s exp=200 sign=0 significand-bits=23 +[FPCONF] T sqrt0.s 00200 00000000:00020000:3f340000 00020000:00020000:3f330000 00040000:00020000:3f320000 00060000:00020000:3f300000 00080000:00020000:3f2f0000 000a0000:00020000:3f2e0000 000c0000:00020000:3f2c0000 000e0000:00020000:3f2b0000 +[FPCONF] T sqrt0.s 00200 00100000:00020000:3f2a0000 00120000:00020000:3f290000 00140000:00020000:3f280000 00160000:00020000:3f270000 00180000:00020000:3f260000 001a0000:00020000:3f250000 001c0000:00020000:3f230000 001e0000:00020000:3f220000 +[FPCONF] T sqrt0.s 00200 00200000:00020000:3f210000 00220000:00020000:3f200000 00240000:00020000:3f1f0000 00260000:00040000:3f1e0000 002a0000:00020000:3f1d0000 002c0000:00020000:3f1c0000 002e0000:00020000:3f1b0000 00300000:00020000:3f1a0000 +[FPCONF] T sqrt0.s 00200 00320000:00020000:3f190000 00340000:00020000:3f180000 00360000:00040000:3f170000 003a0000:00020000:3f160000 003c0000:00020000:3f150000 003e0000:00020000:3f140000 00400000:00040000:3f130000 00440000:00020000:3f120000 +[FPCONF] T sqrt0.s 00200 00460000:00020000:3f110000 00480000:00040000:3f100000 004c0000:00020000:3f0f0000 004e0000:00040000:3f0e0000 00520000:00020000:3f0d0000 00540000:00040000:3f0c0000 00580000:00020000:3f0b0000 005a0000:00040000:3f0a0000 +[FPCONF] T sqrt0.s 00200 005e0000:00040000:3f090000 00620000:00020000:3f080000 00640000:00040000:3f070000 00680000:00040000:3f060000 006c0000:00020000:3f050000 006e0000:00040000:3f040000 00720000:00040000:3f030000 00760000:00040000:3f020000 +[FPCONF] T sqrt0.s 00200 007a0000:00040000:3f010000 007e0000:00020000:3f000000 +[FPCONF] END table=sqrt0.s exp=200 sign=0 runs=50 aborted=0 +[FPCONF] TABLE op=sqrt0.s exp=253 sign=0 significand-bits=23 +[FPCONF] T sqrt0.s 00253 00000000:00020000:3f7f0000 00020000:00020000:3f7d0000 00040000:00020000:3f7b0000 00060000:00020000:3f790000 00080000:00020000:3f770000 000a0000:00020000:3f760000 000c0000:00020000:3f740000 000e0000:00020000:3f720000 +[FPCONF] T sqrt0.s 00253 00100000:00020000:3f710000 00120000:00020000:3f6f0000 00140000:00020000:3f6d0000 00160000:00020000:3f6c0000 00180000:00020000:3f6a0000 001a0000:00020000:3f690000 001c0000:00020000:3f670000 001e0000:00020000:3f660000 +[FPCONF] T sqrt0.s 00253 00200000:00020000:3f640000 00220000:00020000:3f630000 00240000:00020000:3f610000 00260000:00020000:3f600000 00280000:00020000:3f5f0000 002a0000:00020000:3f5d0000 002c0000:00020000:3f5c0000 002e0000:00020000:3f5b0000 +[FPCONF] T sqrt0.s 00253 00300000:00020000:3f5a0000 00320000:00020000:3f580000 00340000:00020000:3f570000 00360000:00020000:3f560000 00380000:00020000:3f550000 003a0000:00020000:3f540000 003c0000:00020000:3f530000 003e0000:00020000:3f520000 +[FPCONF] T sqrt0.s 00253 00400000:00020000:3f500000 00420000:00020000:3f4f0000 00440000:00020000:3f4e0000 00460000:00020000:3f4d0000 00480000:00020000:3f4c0000 004a0000:00020000:3f4b0000 004c0000:00020000:3f4a0000 004e0000:00020000:3f490000 +[FPCONF] T sqrt0.s 00253 00500000:00020000:3f480000 00520000:00020000:3f470000 00540000:00040000:3f460000 00580000:00020000:3f450000 005a0000:00020000:3f440000 005c0000:00020000:3f430000 005e0000:00020000:3f420000 00600000:00020000:3f410000 +[FPCONF] T sqrt0.s 00253 00620000:00020000:3f400000 00640000:00040000:3f3f0000 00680000:00020000:3f3e0000 006a0000:00020000:3f3d0000 006c0000:00020000:3f3c0000 006e0000:00040000:3f3b0000 00720000:00020000:3f3a0000 00740000:00020000:3f390000 +[FPCONF] T sqrt0.s 00253 00760000:00040000:3f380000 007a0000:00020000:3f370000 007c0000:00020000:3f360000 007e0000:00020000:3f350000 +[FPCONF] END table=sqrt0.s exp=253 sign=0 runs=60 aborted=0 +[FPCONF] TABLE op=sqrt0.s exp=254 sign=0 significand-bits=23 +[FPCONF] T sqrt0.s 00254 00000000:00020000:3f340000 00020000:00020000:3f330000 00040000:00020000:3f320000 00060000:00020000:3f300000 00080000:00020000:3f2f0000 000a0000:00020000:3f2e0000 000c0000:00020000:3f2c0000 000e0000:00020000:3f2b0000 +[FPCONF] T sqrt0.s 00254 00100000:00020000:3f2a0000 00120000:00020000:3f290000 00140000:00020000:3f280000 00160000:00020000:3f270000 00180000:00020000:3f260000 001a0000:00020000:3f250000 001c0000:00020000:3f230000 001e0000:00020000:3f220000 +[FPCONF] T sqrt0.s 00254 00200000:00020000:3f210000 00220000:00020000:3f200000 00240000:00020000:3f1f0000 00260000:00040000:3f1e0000 002a0000:00020000:3f1d0000 002c0000:00020000:3f1c0000 002e0000:00020000:3f1b0000 00300000:00020000:3f1a0000 +[FPCONF] T sqrt0.s 00254 00320000:00020000:3f190000 00340000:00020000:3f180000 00360000:00040000:3f170000 003a0000:00020000:3f160000 003c0000:00020000:3f150000 003e0000:00020000:3f140000 00400000:00040000:3f130000 00440000:00020000:3f120000 +[FPCONF] T sqrt0.s 00254 00460000:00020000:3f110000 00480000:00040000:3f100000 004c0000:00020000:3f0f0000 004e0000:00040000:3f0e0000 00520000:00020000:3f0d0000 00540000:00040000:3f0c0000 00580000:00020000:3f0b0000 005a0000:00040000:3f0a0000 +[FPCONF] T sqrt0.s 00254 005e0000:00040000:3f090000 00620000:00020000:3f080000 00640000:00040000:3f070000 00680000:00040000:3f060000 006c0000:00020000:3f050000 006e0000:00040000:3f040000 00720000:00040000:3f030000 00760000:00040000:3f020000 +[FPCONF] T sqrt0.s 00254 007a0000:00040000:3f010000 007e0000:00020000:3f000000 +[FPCONF] END table=sqrt0.s exp=254 sign=0 runs=50 aborted=0 +[FPCONF] TABLE op=sqrt0.s exp=255 sign=0 significand-bits=23 +[FPCONF] T sqrt0.s 00255 00000000:00020000:3f7f0000 00020000:00020000:3f7d0000 00040000:00020000:3f7b0000 00060000:00020000:3f790000 00080000:00020000:3f770000 000a0000:00020000:3f760000 000c0000:00020000:3f740000 000e0000:00020000:3f720000 +[FPCONF] T sqrt0.s 00255 00100000:00020000:3f710000 00120000:00020000:3f6f0000 00140000:00020000:3f6d0000 00160000:00020000:3f6c0000 00180000:00020000:3f6a0000 001a0000:00020000:3f690000 001c0000:00020000:3f670000 001e0000:00020000:3f660000 +[FPCONF] T sqrt0.s 00255 00200000:00020000:3f640000 00220000:00020000:3f630000 00240000:00020000:3f610000 00260000:00020000:3f600000 00280000:00020000:3f5f0000 002a0000:00020000:3f5d0000 002c0000:00020000:3f5c0000 002e0000:00020000:3f5b0000 +[FPCONF] T sqrt0.s 00255 00300000:00020000:3f5a0000 00320000:00020000:3f580000 00340000:00020000:3f570000 00360000:00020000:3f560000 00380000:00020000:3f550000 003a0000:00020000:3f540000 003c0000:00020000:3f530000 003e0000:00020000:3f520000 +[FPCONF] T sqrt0.s 00255 00400000:00020000:3f500000 00420000:00020000:3f4f0000 00440000:00020000:3f4e0000 00460000:00020000:3f4d0000 00480000:00020000:3f4c0000 004a0000:00020000:3f4b0000 004c0000:00020000:3f4a0000 004e0000:00020000:3f490000 +[FPCONF] T sqrt0.s 00255 00500000:00020000:3f480000 00520000:00020000:3f470000 00540000:00040000:3f460000 00580000:00020000:3f450000 005a0000:00020000:3f440000 005c0000:00020000:3f430000 005e0000:00020000:3f420000 00600000:00020000:3f410000 +[FPCONF] T sqrt0.s 00255 00620000:00020000:3f400000 00640000:00040000:3f3f0000 00680000:00020000:3f3e0000 006a0000:00020000:3f3d0000 006c0000:00020000:3f3c0000 006e0000:00040000:3f3b0000 00720000:00020000:3f3a0000 00740000:00020000:3f390000 +[FPCONF] T sqrt0.s 00255 00760000:00040000:3f380000 007a0000:00020000:3f370000 007c0000:00020000:3f360000 007e0000:00020000:3f350000 +[FPCONF] END table=sqrt0.s exp=255 sign=0 runs=60 aborted=0 +[FPCONF] TABLE op=sqrt0.s exp=0 sign=1 significand-bits=23 +[FPCONF] T sqrt0.s 00000 00000000:00000002:bf340000 00000002:00000001:bf7f0000 00000003:00000001:bf500000 00000004:00000001:bf340000 00000005:00000001:bf210000 00000006:00000001:bf130000 00000007:00000001:bf090000 00000008:00000001:bf7f0000 +[FPCONF] T sqrt0.s 00000 00000009:00000001:bf710000 0000000a:00000001:bf640000 0000000b:00000001:bf5a0000 0000000c:00000001:bf500000 0000000d:00000001:bf480000 0000000e:00000001:bf410000 0000000f:00000001:bf3b0000 00000010:00000001:bf340000 +[FPCONF] T sqrt0.s 00000 00000011:00000001:bf2f0000 00000012:00000001:bf2a0000 00000013:00000001:bf260000 00000014:00000001:bf210000 00000015:00000001:bf1e0000 00000016:00000001:bf1a0000 00000017:00000001:bf170000 00000018:00000001:bf130000 +[FPCONF] T sqrt0.s 00000 00000019:00000001:bf100000 0000001a:00000001:bf0e0000 0000001b:00000001:bf0b0000 0000001c:00000001:bf090000 0000001d:00000001:bf060000 0000001e:00000001:bf040000 0000001f:00000001:bf020000 00000020:00000001:bf7f0000 +[FPCONF] T sqrt0.s 00000 00000021:00000001:bf7b0000 00000022:00000001:bf770000 00000023:00000001:bf740000 00000024:00000001:bf710000 00000025:00000001:bf6d0000 00000026:00000001:bf6a0000 00000027:00000001:bf670000 00000028:00000001:bf640000 +[FPCONF] T sqrt0.s 00000 00000029:00000001:bf610000 0000002a:00000001:bf5f0000 0000002b:00000001:bf5c0000 0000002c:00000001:bf5a0000 0000002d:00000001:bf570000 0000002e:00000001:bf550000 0000002f:00000001:bf530000 00000030:00000001:bf500000 +[FPCONF] T sqrt0.s 00000 00000031:00000001:bf4e0000 00000032:00000001:bf4c0000 00000033:00000001:bf4a0000 00000034:00000001:bf480000 00000035:00000001:bf460000 00000036:00000001:bf450000 00000037:00000001:bf430000 00000038:00000001:bf410000 +[FPCONF] T sqrt0.s 00000 00000039:00000001:bf3f0000 0000003a:00000001:bf3e0000 0000003b:00000001:bf3c0000 0000003c:00000001:bf3b0000 0000003d:00000001:bf390000 0000003e:00000001:bf380000 0000003f:00000001:bf360000 00000040:00000001:bf340000 +[FPCONF] T sqrt0.s 00000 00000041:00000001:bf330000 00000042:00000001:bf320000 00000043:00000001:bf300000 00000044:00000001:bf2f0000 00000045:00000001:bf2e0000 00000046:00000001:bf2c0000 00000047:00000001:bf2b0000 00000048:00000001:bf2a0000 +[FPCONF] T sqrt0.s 00000 00000049:00000001:bf290000 0000004a:00000001:bf280000 0000004b:00000001:bf270000 0000004c:00000001:bf260000 0000004d:00000001:bf250000 0000004e:00000001:bf230000 0000004f:00000001:bf220000 00000050:00000001:bf210000 +[FPCONF] T sqrt0.s 00000 00000051:00000001:bf200000 00000052:00000001:bf1f0000 00000053:00000002:bf1e0000 00000055:00000001:bf1d0000 00000056:00000001:bf1c0000 00000057:00000001:bf1b0000 00000058:00000001:bf1a0000 00000059:00000001:bf190000 +[FPCONF] T sqrt0.s 00000 0000005a:00000001:bf180000 0000005b:00000002:bf170000 0000005d:00000001:bf160000 0000005e:00000001:bf150000 0000005f:00000001:bf140000 00000060:00000002:bf130000 00000062:00000001:bf120000 00000063:00000001:bf110000 +[FPCONF] T sqrt0.s 00000 00000064:00000002:bf100000 00000066:00000001:bf0f0000 00000067:00000002:bf0e0000 00000069:00000001:bf0d0000 0000006a:00000002:bf0c0000 0000006c:00000001:bf0b0000 0000006d:00000002:bf0a0000 0000006f:00000002:bf090000 +[FPCONF] T sqrt0.s 00000 00000071:00000001:bf080000 00000072:00000002:bf070000 00000074:00000002:bf060000 00000076:00000001:bf050000 00000077:00000002:bf040000 00000079:00000002:bf030000 0000007b:00000002:bf020000 0000007d:00000002:bf010000 +[FPCONF] T sqrt0.s 00000 0000007f:00000001:bf000000 00000080:00000002:bf7f0000 00000082:00000002:bf7d0000 00000084:00000002:bf7b0000 00000086:00000002:bf790000 00000088:00000002:bf770000 0000008a:00000002:bf760000 0000008c:00000002:bf740000 +[FPCONF] T sqrt0.s 00000 0000008e:00000002:bf720000 00000090:00000002:bf710000 00000092:00000002:bf6f0000 00000094:00000002:bf6d0000 00000096:00000002:bf6c0000 00000098:00000002:bf6a0000 0000009a:00000002:bf690000 0000009c:00000002:bf670000 +[FPCONF] T sqrt0.s 00000 0000009e:00000002:bf660000 000000a0:00000002:bf640000 000000a2:00000002:bf630000 000000a4:00000002:bf610000 000000a6:00000002:bf600000 000000a8:00000002:bf5f0000 000000aa:00000002:bf5d0000 000000ac:00000002:bf5c0000 +[FPCONF] T sqrt0.s 00000 000000ae:00000002:bf5b0000 000000b0:00000002:bf5a0000 000000b2:00000002:bf580000 000000b4:00000002:bf570000 000000b6:00000002:bf560000 000000b8:00000002:bf550000 000000ba:00000002:bf540000 000000bc:00000002:bf530000 +[FPCONF] T sqrt0.s 00000 000000be:00000002:bf520000 000000c0:00000002:bf500000 000000c2:00000002:bf4f0000 000000c4:00000002:bf4e0000 000000c6:00000002:bf4d0000 000000c8:00000002:bf4c0000 000000ca:00000002:bf4b0000 000000cc:00000002:bf4a0000 +[FPCONF] T sqrt0.s 00000 000000ce:00000002:bf490000 000000d0:00000002:bf480000 000000d2:00000002:bf470000 000000d4:00000004:bf460000 000000d8:00000002:bf450000 000000da:00000002:bf440000 000000dc:00000002:bf430000 000000de:00000002:bf420000 +[FPCONF] T sqrt0.s 00000 000000e0:00000002:bf410000 000000e2:00000002:bf400000 000000e4:00000004:bf3f0000 000000e8:00000002:bf3e0000 000000ea:00000002:bf3d0000 000000ec:00000002:bf3c0000 000000ee:00000004:bf3b0000 000000f2:00000002:bf3a0000 +[FPCONF] T sqrt0.s 00000 000000f4:00000002:bf390000 000000f6:00000004:bf380000 000000fa:00000002:bf370000 000000fc:00000002:bf360000 000000fe:00000002:bf350000 00000100:00000004:bf340000 00000104:00000004:bf330000 00000108:00000004:bf320000 +[FPCONF] T sqrt0.s 00000 0000010c:00000004:bf300000 00000110:00000004:bf2f0000 00000114:00000004:bf2e0000 00000118:00000004:bf2c0000 0000011c:00000004:bf2b0000 00000120:00000004:bf2a0000 00000124:00000004:bf290000 00000128:00000004:bf280000 +[FPCONF] T sqrt0.s 00000 0000012c:00000004:bf270000 00000130:00000004:bf260000 00000134:00000004:bf250000 00000138:00000004:bf230000 0000013c:00000004:bf220000 00000140:00000004:bf210000 00000144:00000004:bf200000 00000148:00000004:bf1f0000 +[FPCONF] T sqrt0.s 00000 0000014c:00000008:bf1e0000 00000154:00000004:bf1d0000 00000158:00000004:bf1c0000 0000015c:00000004:bf1b0000 00000160:00000004:bf1a0000 00000164:00000004:bf190000 00000168:00000004:bf180000 0000016c:00000008:bf170000 +[FPCONF] T sqrt0.s 00000 00000174:00000004:bf160000 00000178:00000004:bf150000 0000017c:00000004:bf140000 00000180:00000008:bf130000 00000188:00000004:bf120000 0000018c:00000004:bf110000 00000190:00000008:bf100000 00000198:00000004:bf0f0000 +[FPCONF] T sqrt0.s 00000 0000019c:00000008:bf0e0000 000001a4:00000004:bf0d0000 000001a8:00000008:bf0c0000 000001b0:00000004:bf0b0000 000001b4:00000008:bf0a0000 000001bc:00000008:bf090000 000001c4:00000004:bf080000 000001c8:00000008:bf070000 +[FPCONF] T sqrt0.s 00000 000001d0:00000008:bf060000 000001d8:00000004:bf050000 000001dc:00000008:bf040000 000001e4:00000008:bf030000 000001ec:00000008:bf020000 000001f4:00000008:bf010000 000001fc:00000004:bf000000 00000200:00000008:bf7f0000 +[FPCONF] T sqrt0.s 00000 00000208:00000008:bf7d0000 00000210:00000008:bf7b0000 00000218:00000008:bf790000 00000220:00000008:bf770000 00000228:00000008:bf760000 00000230:00000008:bf740000 00000238:00000008:bf720000 00000240:00000008:bf710000 +[FPCONF] T sqrt0.s 00000 00000248:00000008:bf6f0000 00000250:00000008:bf6d0000 00000258:00000008:bf6c0000 00000260:00000008:bf6a0000 00000268:00000008:bf690000 00000270:00000008:bf670000 00000278:00000008:bf660000 00000280:00000008:bf640000 +[FPCONF] T sqrt0.s 00000 00000288:00000008:bf630000 00000290:00000008:bf610000 00000298:00000008:bf600000 000002a0:00000008:bf5f0000 000002a8:00000008:bf5d0000 000002b0:00000008:bf5c0000 000002b8:00000008:bf5b0000 000002c0:00000008:bf5a0000 +[FPCONF] T sqrt0.s 00000 000002c8:00000008:bf580000 000002d0:00000008:bf570000 000002d8:00000008:bf560000 000002e0:00000008:bf550000 000002e8:00000008:bf540000 000002f0:00000008:bf530000 000002f8:00000008:bf520000 00000300:00000008:bf500000 +[FPCONF] T sqrt0.s 00000 00000308:00000008:bf4f0000 00000310:00000008:bf4e0000 00000318:00000008:bf4d0000 00000320:00000008:bf4c0000 00000328:00000008:bf4b0000 00000330:00000008:bf4a0000 00000338:00000008:bf490000 00000340:00000008:bf480000 +[FPCONF] T sqrt0.s 00000 00000348:00000008:bf470000 00000350:00000010:bf460000 00000360:00000008:bf450000 00000368:00000008:bf440000 00000370:00000008:bf430000 00000378:00000008:bf420000 00000380:00000008:bf410000 00000388:00000008:bf400000 +[FPCONF] T sqrt0.s 00000 00000390:00000010:bf3f0000 000003a0:00000008:bf3e0000 000003a8:00000008:bf3d0000 000003b0:00000008:bf3c0000 000003b8:00000010:bf3b0000 000003c8:00000008:bf3a0000 000003d0:00000008:bf390000 000003d8:00000010:bf380000 +[FPCONF] T sqrt0.s 00000 000003e8:00000008:bf370000 000003f0:00000008:bf360000 000003f8:00000008:bf350000 00000400:00000010:bf340000 00000410:00000010:bf330000 00000420:00000010:bf320000 00000430:00000010:bf300000 00000440:00000010:bf2f0000 +[FPCONF] T sqrt0.s 00000 00000450:00000010:bf2e0000 00000460:00000010:bf2c0000 00000470:00000010:bf2b0000 00000480:00000010:bf2a0000 00000490:00000010:bf290000 000004a0:00000010:bf280000 000004b0:00000010:bf270000 000004c0:00000010:bf260000 +[FPCONF] T sqrt0.s 00000 000004d0:00000010:bf250000 000004e0:00000010:bf230000 000004f0:00000010:bf220000 00000500:00000010:bf210000 00000510:00000010:bf200000 00000520:00000010:bf1f0000 00000530:00000020:bf1e0000 00000550:00000010:bf1d0000 +[FPCONF] T sqrt0.s 00000 00000560:00000010:bf1c0000 00000570:00000010:bf1b0000 00000580:00000010:bf1a0000 00000590:00000010:bf190000 000005a0:00000010:bf180000 000005b0:00000020:bf170000 000005d0:00000010:bf160000 000005e0:00000010:bf150000 +[FPCONF] T sqrt0.s 00000 000005f0:00000010:bf140000 00000600:00000020:bf130000 00000620:00000010:bf120000 00000630:00000010:bf110000 00000640:00000020:bf100000 00000660:00000010:bf0f0000 00000670:00000020:bf0e0000 00000690:00000010:bf0d0000 +[FPCONF] T sqrt0.s 00000 000006a0:00000020:bf0c0000 000006c0:00000010:bf0b0000 000006d0:00000020:bf0a0000 000006f0:00000020:bf090000 00000710:00000010:bf080000 00000720:00000020:bf070000 00000740:00000020:bf060000 00000760:00000010:bf050000 +[FPCONF] T sqrt0.s 00000 00000770:00000020:bf040000 00000790:00000020:bf030000 000007b0:00000020:bf020000 000007d0:00000020:bf010000 000007f0:00000010:bf000000 00000800:00000020:bf7f0000 00000820:00000020:bf7d0000 00000840:00000020:bf7b0000 +[FPCONF] T sqrt0.s 00000 00000860:00000020:bf790000 00000880:00000020:bf770000 000008a0:00000020:bf760000 000008c0:00000020:bf740000 000008e0:00000020:bf720000 00000900:00000020:bf710000 00000920:00000020:bf6f0000 00000940:00000020:bf6d0000 +[FPCONF] T sqrt0.s 00000 00000960:00000020:bf6c0000 00000980:00000020:bf6a0000 000009a0:00000020:bf690000 000009c0:00000020:bf670000 000009e0:00000020:bf660000 00000a00:00000020:bf640000 00000a20:00000020:bf630000 00000a40:00000020:bf610000 +[FPCONF] T sqrt0.s 00000 00000a60:00000020:bf600000 00000a80:00000020:bf5f0000 00000aa0:00000020:bf5d0000 00000ac0:00000020:bf5c0000 00000ae0:00000020:bf5b0000 00000b00:00000020:bf5a0000 00000b20:00000020:bf580000 00000b40:00000020:bf570000 +[FPCONF] T sqrt0.s 00000 00000b60:00000020:bf560000 00000b80:00000020:bf550000 00000ba0:00000020:bf540000 00000bc0:00000020:bf530000 00000be0:00000020:bf520000 00000c00:00000020:bf500000 00000c20:00000020:bf4f0000 00000c40:00000020:bf4e0000 +[FPCONF] T sqrt0.s 00000 00000c60:00000020:bf4d0000 00000c80:00000020:bf4c0000 00000ca0:00000020:bf4b0000 00000cc0:00000020:bf4a0000 00000ce0:00000020:bf490000 00000d00:00000020:bf480000 00000d20:00000020:bf470000 00000d40:00000040:bf460000 +[FPCONF] T sqrt0.s 00000 00000d80:00000020:bf450000 00000da0:00000020:bf440000 00000dc0:00000020:bf430000 00000de0:00000020:bf420000 00000e00:00000020:bf410000 00000e20:00000020:bf400000 00000e40:00000040:bf3f0000 00000e80:00000020:bf3e0000 +[FPCONF] T sqrt0.s 00000 00000ea0:00000020:bf3d0000 00000ec0:00000020:bf3c0000 00000ee0:00000040:bf3b0000 00000f20:00000020:bf3a0000 00000f40:00000020:bf390000 00000f60:00000040:bf380000 00000fa0:00000020:bf370000 00000fc0:00000020:bf360000 +[FPCONF] T sqrt0.s 00000 00000fe0:00000020:bf350000 00001000:00000040:bf340000 00001040:00000040:bf330000 00001080:00000040:bf320000 000010c0:00000040:bf300000 00001100:00000040:bf2f0000 00001140:00000040:bf2e0000 00001180:00000040:bf2c0000 +[FPCONF] T sqrt0.s 00000 000011c0:00000040:bf2b0000 00001200:00000040:bf2a0000 00001240:00000040:bf290000 00001280:00000040:bf280000 000012c0:00000040:bf270000 00001300:00000040:bf260000 00001340:00000040:bf250000 00001380:00000040:bf230000 +[FPCONF] T sqrt0.s 00000 000013c0:00000040:bf220000 00001400:00000040:bf210000 00001440:00000040:bf200000 00001480:00000040:bf1f0000 000014c0:00000080:bf1e0000 00001540:00000040:bf1d0000 00001580:00000040:bf1c0000 000015c0:00000040:bf1b0000 +[FPCONF] T sqrt0.s 00000 00001600:00000040:bf1a0000 00001640:00000040:bf190000 00001680:00000040:bf180000 000016c0:00000080:bf170000 00001740:00000040:bf160000 00001780:00000040:bf150000 000017c0:00000040:bf140000 00001800:00000080:bf130000 +[FPCONF] T sqrt0.s 00000 00001880:00000040:bf120000 000018c0:00000040:bf110000 00001900:00000080:bf100000 00001980:00000040:bf0f0000 000019c0:00000080:bf0e0000 00001a40:00000040:bf0d0000 00001a80:00000080:bf0c0000 00001b00:00000040:bf0b0000 +[FPCONF] T sqrt0.s 00000 00001b40:00000080:bf0a0000 00001bc0:00000080:bf090000 00001c40:00000040:bf080000 00001c80:00000080:bf070000 00001d00:00000080:bf060000 00001d80:00000040:bf050000 00001dc0:00000080:bf040000 00001e40:00000080:bf030000 +[FPCONF] T sqrt0.s 00000 00001ec0:00000080:bf020000 00001f40:00000080:bf010000 00001fc0:00000040:bf000000 00002000:00000080:bf7f0000 00002080:00000080:bf7d0000 00002100:00000080:bf7b0000 00002180:00000080:bf790000 00002200:00000080:bf770000 +[FPCONF] T sqrt0.s 00000 00002280:00000080:bf760000 00002300:00000080:bf740000 00002380:00000080:bf720000 00002400:00000080:bf710000 00002480:00000080:bf6f0000 00002500:00000080:bf6d0000 00002580:00000080:bf6c0000 00002600:00000080:bf6a0000 +[FPCONF] T sqrt0.s 00000 00002680:00000080:bf690000 00002700:00000080:bf670000 00002780:00000080:bf660000 00002800:00000080:bf640000 00002880:00000080:bf630000 00002900:00000080:bf610000 00002980:00000080:bf600000 00002a00:00000080:bf5f0000 +[FPCONF] T sqrt0.s 00000 00002a80:00000080:bf5d0000 00002b00:00000080:bf5c0000 00002b80:00000080:bf5b0000 00002c00:00000080:bf5a0000 00002c80:00000080:bf580000 00002d00:00000080:bf570000 00002d80:00000080:bf560000 00002e00:00000080:bf550000 +[FPCONF] T sqrt0.s 00000 00002e80:00000080:bf540000 00002f00:00000080:bf530000 00002f80:00000080:bf520000 00003000:00000080:bf500000 00003080:00000080:bf4f0000 00003100:00000080:bf4e0000 00003180:00000080:bf4d0000 00003200:00000080:bf4c0000 +[FPCONF] T sqrt0.s 00000 00003280:00000080:bf4b0000 00003300:00000080:bf4a0000 00003380:00000080:bf490000 00003400:00000080:bf480000 00003480:00000080:bf470000 00003500:00000100:bf460000 00003600:00000080:bf450000 00003680:00000080:bf440000 +[FPCONF] T sqrt0.s 00000 00003700:00000080:bf430000 00003780:00000080:bf420000 00003800:00000080:bf410000 00003880:00000080:bf400000 00003900:00000100:bf3f0000 00003a00:00000080:bf3e0000 00003a80:00000080:bf3d0000 00003b00:00000080:bf3c0000 +[FPCONF] T sqrt0.s 00000 00003b80:00000100:bf3b0000 00003c80:00000080:bf3a0000 00003d00:00000080:bf390000 00003d80:00000100:bf380000 00003e80:00000080:bf370000 00003f00:00000080:bf360000 00003f80:00000080:bf350000 00004000:00000100:bf340000 +[FPCONF] T sqrt0.s 00000 00004100:00000100:bf330000 00004200:00000100:bf320000 00004300:00000100:bf300000 00004400:00000100:bf2f0000 00004500:00000100:bf2e0000 00004600:00000100:bf2c0000 00004700:00000100:bf2b0000 00004800:00000100:bf2a0000 +[FPCONF] T sqrt0.s 00000 00004900:00000100:bf290000 00004a00:00000100:bf280000 00004b00:00000100:bf270000 00004c00:00000100:bf260000 00004d00:00000100:bf250000 00004e00:00000100:bf230000 00004f00:00000100:bf220000 00005000:00000100:bf210000 +[FPCONF] T sqrt0.s 00000 00005100:00000100:bf200000 00005200:00000100:bf1f0000 00005300:00000200:bf1e0000 00005500:00000100:bf1d0000 00005600:00000100:bf1c0000 00005700:00000100:bf1b0000 00005800:00000100:bf1a0000 00005900:00000100:bf190000 +[FPCONF] T sqrt0.s 00000 00005a00:00000100:bf180000 00005b00:00000200:bf170000 00005d00:00000100:bf160000 00005e00:00000100:bf150000 00005f00:00000100:bf140000 00006000:00000200:bf130000 00006200:00000100:bf120000 00006300:00000100:bf110000 +[FPCONF] T sqrt0.s 00000 00006400:00000200:bf100000 00006600:00000100:bf0f0000 00006700:00000200:bf0e0000 00006900:00000100:bf0d0000 00006a00:00000200:bf0c0000 00006c00:00000100:bf0b0000 00006d00:00000200:bf0a0000 00006f00:00000200:bf090000 +[FPCONF] T sqrt0.s 00000 00007100:00000100:bf080000 00007200:00000200:bf070000 00007400:00000200:bf060000 00007600:00000100:bf050000 00007700:00000200:bf040000 00007900:00000200:bf030000 00007b00:00000200:bf020000 00007d00:00000200:bf010000 +[FPCONF] T sqrt0.s 00000 00007f00:00000100:bf000000 00008000:00000200:bf7f0000 00008200:00000200:bf7d0000 00008400:00000200:bf7b0000 00008600:00000200:bf790000 00008800:00000200:bf770000 00008a00:00000200:bf760000 00008c00:00000200:bf740000 +[FPCONF] T sqrt0.s 00000 00008e00:00000200:bf720000 00009000:00000200:bf710000 00009200:00000200:bf6f0000 00009400:00000200:bf6d0000 00009600:00000200:bf6c0000 00009800:00000200:bf6a0000 00009a00:00000200:bf690000 00009c00:00000200:bf670000 +[FPCONF] T sqrt0.s 00000 00009e00:00000200:bf660000 0000a000:00000200:bf640000 0000a200:00000200:bf630000 0000a400:00000200:bf610000 0000a600:00000200:bf600000 0000a800:00000200:bf5f0000 0000aa00:00000200:bf5d0000 0000ac00:00000200:bf5c0000 +[FPCONF] T sqrt0.s 00000 0000ae00:00000200:bf5b0000 0000b000:00000200:bf5a0000 0000b200:00000200:bf580000 0000b400:00000200:bf570000 0000b600:00000200:bf560000 0000b800:00000200:bf550000 0000ba00:00000200:bf540000 0000bc00:00000200:bf530000 +[FPCONF] T sqrt0.s 00000 0000be00:00000200:bf520000 0000c000:00000200:bf500000 0000c200:00000200:bf4f0000 0000c400:00000200:bf4e0000 0000c600:00000200:bf4d0000 0000c800:00000200:bf4c0000 0000ca00:00000200:bf4b0000 0000cc00:00000200:bf4a0000 +[FPCONF] T sqrt0.s 00000 0000ce00:00000200:bf490000 0000d000:00000200:bf480000 0000d200:00000200:bf470000 0000d400:00000400:bf460000 0000d800:00000200:bf450000 0000da00:00000200:bf440000 0000dc00:00000200:bf430000 0000de00:00000200:bf420000 +[FPCONF] T sqrt0.s 00000 0000e000:00000200:bf410000 0000e200:00000200:bf400000 0000e400:00000400:bf3f0000 0000e800:00000200:bf3e0000 0000ea00:00000200:bf3d0000 0000ec00:00000200:bf3c0000 0000ee00:00000400:bf3b0000 0000f200:00000200:bf3a0000 +[FPCONF] T sqrt0.s 00000 0000f400:00000200:bf390000 0000f600:00000400:bf380000 0000fa00:00000200:bf370000 0000fc00:00000200:bf360000 0000fe00:00000200:bf350000 00010000:00000400:bf340000 00010400:00000400:bf330000 00010800:00000400:bf320000 +[FPCONF] T sqrt0.s 00000 00010c00:00000400:bf300000 00011000:00000400:bf2f0000 00011400:00000400:bf2e0000 00011800:00000400:bf2c0000 00011c00:00000400:bf2b0000 00012000:00000400:bf2a0000 00012400:00000400:bf290000 00012800:00000400:bf280000 +[FPCONF] T sqrt0.s 00000 00012c00:00000400:bf270000 00013000:00000400:bf260000 00013400:00000400:bf250000 00013800:00000400:bf230000 00013c00:00000400:bf220000 00014000:00000400:bf210000 00014400:00000400:bf200000 00014800:00000400:bf1f0000 +[FPCONF] T sqrt0.s 00000 00014c00:00000800:bf1e0000 00015400:00000400:bf1d0000 00015800:00000400:bf1c0000 00015c00:00000400:bf1b0000 00016000:00000400:bf1a0000 00016400:00000400:bf190000 00016800:00000400:bf180000 00016c00:00000800:bf170000 +[FPCONF] T sqrt0.s 00000 00017400:00000400:bf160000 00017800:00000400:bf150000 00017c00:00000400:bf140000 00018000:00000800:bf130000 00018800:00000400:bf120000 00018c00:00000400:bf110000 00019000:00000800:bf100000 00019800:00000400:bf0f0000 +[FPCONF] T sqrt0.s 00000 00019c00:00000800:bf0e0000 0001a400:00000400:bf0d0000 0001a800:00000800:bf0c0000 0001b000:00000400:bf0b0000 0001b400:00000800:bf0a0000 0001bc00:00000800:bf090000 0001c400:00000400:bf080000 0001c800:00000800:bf070000 +[FPCONF] T sqrt0.s 00000 0001d000:00000800:bf060000 0001d800:00000400:bf050000 0001dc00:00000800:bf040000 0001e400:00000800:bf030000 0001ec00:00000800:bf020000 0001f400:00000800:bf010000 0001fc00:00000400:bf000000 00020000:00000800:bf7f0000 +[FPCONF] T sqrt0.s 00000 00020800:00000800:bf7d0000 00021000:00000800:bf7b0000 00021800:00000800:bf790000 00022000:00000800:bf770000 00022800:00000800:bf760000 00023000:00000800:bf740000 00023800:00000800:bf720000 00024000:00000800:bf710000 +[FPCONF] T sqrt0.s 00000 00024800:00000800:bf6f0000 00025000:00000800:bf6d0000 00025800:00000800:bf6c0000 00026000:00000800:bf6a0000 00026800:00000800:bf690000 00027000:00000800:bf670000 00027800:00000800:bf660000 00028000:00000800:bf640000 +[FPCONF] T sqrt0.s 00000 00028800:00000800:bf630000 00029000:00000800:bf610000 00029800:00000800:bf600000 0002a000:00000800:bf5f0000 0002a800:00000800:bf5d0000 0002b000:00000800:bf5c0000 0002b800:00000800:bf5b0000 0002c000:00000800:bf5a0000 +[FPCONF] T sqrt0.s 00000 0002c800:00000800:bf580000 0002d000:00000800:bf570000 0002d800:00000800:bf560000 0002e000:00000800:bf550000 0002e800:00000800:bf540000 0002f000:00000800:bf530000 0002f800:00000800:bf520000 00030000:00000800:bf500000 +[FPCONF] T sqrt0.s 00000 00030800:00000800:bf4f0000 00031000:00000800:bf4e0000 00031800:00000800:bf4d0000 00032000:00000800:bf4c0000 00032800:00000800:bf4b0000 00033000:00000800:bf4a0000 00033800:00000800:bf490000 00034000:00000800:bf480000 +[FPCONF] T sqrt0.s 00000 00034800:00000800:bf470000 00035000:00001000:bf460000 00036000:00000800:bf450000 00036800:00000800:bf440000 00037000:00000800:bf430000 00037800:00000800:bf420000 00038000:00000800:bf410000 00038800:00000800:bf400000 +[FPCONF] T sqrt0.s 00000 00039000:00001000:bf3f0000 0003a000:00000800:bf3e0000 0003a800:00000800:bf3d0000 0003b000:00000800:bf3c0000 0003b800:00001000:bf3b0000 0003c800:00000800:bf3a0000 0003d000:00000800:bf390000 0003d800:00001000:bf380000 +[FPCONF] T sqrt0.s 00000 0003e800:00000800:bf370000 0003f000:00000800:bf360000 0003f800:00000800:bf350000 00040000:00001000:bf340000 00041000:00001000:bf330000 00042000:00001000:bf320000 00043000:00001000:bf300000 00044000:00001000:bf2f0000 +[FPCONF] T sqrt0.s 00000 00045000:00001000:bf2e0000 00046000:00001000:bf2c0000 00047000:00001000:bf2b0000 00048000:00001000:bf2a0000 00049000:00001000:bf290000 0004a000:00001000:bf280000 0004b000:00001000:bf270000 0004c000:00001000:bf260000 +[FPCONF] T sqrt0.s 00000 0004d000:00001000:bf250000 0004e000:00001000:bf230000 0004f000:00001000:bf220000 00050000:00001000:bf210000 00051000:00001000:bf200000 00052000:00001000:bf1f0000 00053000:00002000:bf1e0000 00055000:00001000:bf1d0000 +[FPCONF] T sqrt0.s 00000 00056000:00001000:bf1c0000 00057000:00001000:bf1b0000 00058000:00001000:bf1a0000 00059000:00001000:bf190000 0005a000:00001000:bf180000 0005b000:00002000:bf170000 0005d000:00001000:bf160000 0005e000:00001000:bf150000 +[FPCONF] T sqrt0.s 00000 0005f000:00001000:bf140000 00060000:00002000:bf130000 00062000:00001000:bf120000 00063000:00001000:bf110000 00064000:00002000:bf100000 00066000:00001000:bf0f0000 00067000:00002000:bf0e0000 00069000:00001000:bf0d0000 +[FPCONF] T sqrt0.s 00000 0006a000:00002000:bf0c0000 0006c000:00001000:bf0b0000 0006d000:00002000:bf0a0000 0006f000:00002000:bf090000 00071000:00001000:bf080000 00072000:00002000:bf070000 00074000:00002000:bf060000 00076000:00001000:bf050000 +[FPCONF] T sqrt0.s 00000 00077000:00002000:bf040000 00079000:00002000:bf030000 0007b000:00002000:bf020000 0007d000:00002000:bf010000 0007f000:00001000:bf000000 00080000:00002000:bf7f0000 00082000:00002000:bf7d0000 00084000:00002000:bf7b0000 +[FPCONF] T sqrt0.s 00000 00086000:00002000:bf790000 00088000:00002000:bf770000 0008a000:00002000:bf760000 0008c000:00002000:bf740000 0008e000:00002000:bf720000 00090000:00002000:bf710000 00092000:00002000:bf6f0000 00094000:00002000:bf6d0000 +[FPCONF] T sqrt0.s 00000 00096000:00002000:bf6c0000 00098000:00002000:bf6a0000 0009a000:00002000:bf690000 0009c000:00002000:bf670000 0009e000:00002000:bf660000 000a0000:00002000:bf640000 000a2000:00002000:bf630000 000a4000:00002000:bf610000 +[FPCONF] T sqrt0.s 00000 000a6000:00002000:bf600000 000a8000:00002000:bf5f0000 000aa000:00002000:bf5d0000 000ac000:00002000:bf5c0000 000ae000:00002000:bf5b0000 000b0000:00002000:bf5a0000 000b2000:00002000:bf580000 000b4000:00002000:bf570000 +[FPCONF] T sqrt0.s 00000 000b6000:00002000:bf560000 000b8000:00002000:bf550000 000ba000:00002000:bf540000 000bc000:00002000:bf530000 000be000:00002000:bf520000 000c0000:00002000:bf500000 000c2000:00002000:bf4f0000 000c4000:00002000:bf4e0000 +[FPCONF] T sqrt0.s 00000 000c6000:00002000:bf4d0000 000c8000:00002000:bf4c0000 000ca000:00002000:bf4b0000 000cc000:00002000:bf4a0000 000ce000:00002000:bf490000 000d0000:00002000:bf480000 000d2000:00002000:bf470000 000d4000:00004000:bf460000 +[FPCONF] T sqrt0.s 00000 000d8000:00002000:bf450000 000da000:00002000:bf440000 000dc000:00002000:bf430000 000de000:00002000:bf420000 000e0000:00002000:bf410000 000e2000:00002000:bf400000 000e4000:00004000:bf3f0000 000e8000:00002000:bf3e0000 +[FPCONF] T sqrt0.s 00000 000ea000:00002000:bf3d0000 000ec000:00002000:bf3c0000 000ee000:00004000:bf3b0000 000f2000:00002000:bf3a0000 000f4000:00002000:bf390000 000f6000:00004000:bf380000 000fa000:00002000:bf370000 000fc000:00002000:bf360000 +[FPCONF] T sqrt0.s 00000 000fe000:00002000:bf350000 00100000:00004000:bf340000 00104000:00004000:bf330000 00108000:00004000:bf320000 0010c000:00004000:bf300000 00110000:00004000:bf2f0000 00114000:00004000:bf2e0000 00118000:00004000:bf2c0000 +[FPCONF] T sqrt0.s 00000 0011c000:00004000:bf2b0000 00120000:00004000:bf2a0000 00124000:00004000:bf290000 00128000:00004000:bf280000 0012c000:00004000:bf270000 00130000:00004000:bf260000 00134000:00004000:bf250000 00138000:00004000:bf230000 +[FPCONF] T sqrt0.s 00000 0013c000:00004000:bf220000 00140000:00004000:bf210000 00144000:00004000:bf200000 00148000:00004000:bf1f0000 0014c000:00008000:bf1e0000 00154000:00004000:bf1d0000 00158000:00004000:bf1c0000 0015c000:00004000:bf1b0000 +[FPCONF] T sqrt0.s 00000 00160000:00004000:bf1a0000 00164000:00004000:bf190000 00168000:00004000:bf180000 0016c000:00008000:bf170000 00174000:00004000:bf160000 00178000:00004000:bf150000 0017c000:00004000:bf140000 00180000:00008000:bf130000 +[FPCONF] T sqrt0.s 00000 00188000:00004000:bf120000 0018c000:00004000:bf110000 00190000:00008000:bf100000 00198000:00004000:bf0f0000 0019c000:00008000:bf0e0000 001a4000:00004000:bf0d0000 001a8000:00008000:bf0c0000 001b0000:00004000:bf0b0000 +[FPCONF] T sqrt0.s 00000 001b4000:00008000:bf0a0000 001bc000:00008000:bf090000 001c4000:00004000:bf080000 001c8000:00008000:bf070000 001d0000:00008000:bf060000 001d8000:00004000:bf050000 001dc000:00008000:bf040000 001e4000:00008000:bf030000 +[FPCONF] T sqrt0.s 00000 001ec000:00008000:bf020000 001f4000:00008000:bf010000 001fc000:00004000:bf000000 00200000:00008000:bf7f0000 00208000:00008000:bf7d0000 00210000:00008000:bf7b0000 00218000:00008000:bf790000 00220000:00008000:bf770000 +[FPCONF] T sqrt0.s 00000 00228000:00008000:bf760000 00230000:00008000:bf740000 00238000:00008000:bf720000 00240000:00008000:bf710000 00248000:00008000:bf6f0000 00250000:00008000:bf6d0000 00258000:00008000:bf6c0000 00260000:00008000:bf6a0000 +[FPCONF] T sqrt0.s 00000 00268000:00008000:bf690000 00270000:00008000:bf670000 00278000:00008000:bf660000 00280000:00008000:bf640000 00288000:00008000:bf630000 00290000:00008000:bf610000 00298000:00008000:bf600000 002a0000:00008000:bf5f0000 +[FPCONF] T sqrt0.s 00000 002a8000:00008000:bf5d0000 002b0000:00008000:bf5c0000 002b8000:00008000:bf5b0000 002c0000:00008000:bf5a0000 002c8000:00008000:bf580000 002d0000:00008000:bf570000 002d8000:00008000:bf560000 002e0000:00008000:bf550000 +[FPCONF] T sqrt0.s 00000 002e8000:00008000:bf540000 002f0000:00008000:bf530000 002f8000:00008000:bf520000 00300000:00008000:bf500000 00308000:00008000:bf4f0000 00310000:00008000:bf4e0000 00318000:00008000:bf4d0000 00320000:00008000:bf4c0000 +[FPCONF] T sqrt0.s 00000 00328000:00008000:bf4b0000 00330000:00008000:bf4a0000 00338000:00008000:bf490000 00340000:00008000:bf480000 00348000:00008000:bf470000 00350000:00010000:bf460000 00360000:00008000:bf450000 00368000:00008000:bf440000 +[FPCONF] T sqrt0.s 00000 00370000:00008000:bf430000 00378000:00008000:bf420000 00380000:00008000:bf410000 00388000:00008000:bf400000 00390000:00010000:bf3f0000 003a0000:00008000:bf3e0000 003a8000:00008000:bf3d0000 003b0000:00008000:bf3c0000 +[FPCONF] T sqrt0.s 00000 003b8000:00010000:bf3b0000 003c8000:00008000:bf3a0000 003d0000:00008000:bf390000 003d8000:00010000:bf380000 003e8000:00008000:bf370000 003f0000:00008000:bf360000 003f8000:00008000:bf350000 00400000:00010000:bf340000 +[FPCONF] T sqrt0.s 00000 00410000:00010000:bf330000 00420000:00010000:bf320000 00430000:00010000:bf300000 00440000:00010000:bf2f0000 00450000:00010000:bf2e0000 00460000:00010000:bf2c0000 00470000:00010000:bf2b0000 00480000:00010000:bf2a0000 +[FPCONF] T sqrt0.s 00000 00490000:00010000:bf290000 004a0000:00010000:bf280000 004b0000:00010000:bf270000 004c0000:00010000:bf260000 004d0000:00010000:bf250000 004e0000:00010000:bf230000 004f0000:00010000:bf220000 00500000:00010000:bf210000 +[FPCONF] T sqrt0.s 00000 00510000:00010000:bf200000 00520000:00010000:bf1f0000 00530000:00020000:bf1e0000 00550000:00010000:bf1d0000 00560000:00010000:bf1c0000 00570000:00010000:bf1b0000 00580000:00010000:bf1a0000 00590000:00010000:bf190000 +[FPCONF] T sqrt0.s 00000 005a0000:00010000:bf180000 005b0000:00020000:bf170000 005d0000:00010000:bf160000 005e0000:00010000:bf150000 005f0000:00010000:bf140000 00600000:00020000:bf130000 00620000:00010000:bf120000 00630000:00010000:bf110000 +[FPCONF] T sqrt0.s 00000 00640000:00020000:bf100000 00660000:00010000:bf0f0000 00670000:00020000:bf0e0000 00690000:00010000:bf0d0000 006a0000:00020000:bf0c0000 006c0000:00010000:bf0b0000 006d0000:00020000:bf0a0000 006f0000:00020000:bf090000 +[FPCONF] T sqrt0.s 00000 00710000:00010000:bf080000 00720000:00020000:bf070000 00740000:00020000:bf060000 00760000:00010000:bf050000 00770000:00020000:bf040000 00790000:00020000:bf030000 007b0000:00020000:bf020000 007d0000:00020000:bf010000 +[FPCONF] T sqrt0.s 00000 007f0000:00010000:bf000000 +[FPCONF] END table=sqrt0.s exp=0 sign=1 runs=993 aborted=0 +[FPCONF] TABLE op=sqrt0.s exp=127 sign=1 significand-bits=23 +[FPCONF] T sqrt0.s 00127 00000000:00020000:bf7f0000 00020000:00020000:bf7d0000 00040000:00020000:bf7b0000 00060000:00020000:bf790000 00080000:00020000:bf770000 000a0000:00020000:bf760000 000c0000:00020000:bf740000 000e0000:00020000:bf720000 +[FPCONF] T sqrt0.s 00127 00100000:00020000:bf710000 00120000:00020000:bf6f0000 00140000:00020000:bf6d0000 00160000:00020000:bf6c0000 00180000:00020000:bf6a0000 001a0000:00020000:bf690000 001c0000:00020000:bf670000 001e0000:00020000:bf660000 +[FPCONF] T sqrt0.s 00127 00200000:00020000:bf640000 00220000:00020000:bf630000 00240000:00020000:bf610000 00260000:00020000:bf600000 00280000:00020000:bf5f0000 002a0000:00020000:bf5d0000 002c0000:00020000:bf5c0000 002e0000:00020000:bf5b0000 +[FPCONF] T sqrt0.s 00127 00300000:00020000:bf5a0000 00320000:00020000:bf580000 00340000:00020000:bf570000 00360000:00020000:bf560000 00380000:00020000:bf550000 003a0000:00020000:bf540000 003c0000:00020000:bf530000 003e0000:00020000:bf520000 +[FPCONF] T sqrt0.s 00127 00400000:00020000:bf500000 00420000:00020000:bf4f0000 00440000:00020000:bf4e0000 00460000:00020000:bf4d0000 00480000:00020000:bf4c0000 004a0000:00020000:bf4b0000 004c0000:00020000:bf4a0000 004e0000:00020000:bf490000 +[FPCONF] T sqrt0.s 00127 00500000:00020000:bf480000 00520000:00020000:bf470000 00540000:00040000:bf460000 00580000:00020000:bf450000 005a0000:00020000:bf440000 005c0000:00020000:bf430000 005e0000:00020000:bf420000 00600000:00020000:bf410000 +[FPCONF] T sqrt0.s 00127 00620000:00020000:bf400000 00640000:00040000:bf3f0000 00680000:00020000:bf3e0000 006a0000:00020000:bf3d0000 006c0000:00020000:bf3c0000 006e0000:00040000:bf3b0000 00720000:00020000:bf3a0000 00740000:00020000:bf390000 +[FPCONF] T sqrt0.s 00127 00760000:00040000:bf380000 007a0000:00020000:bf370000 007c0000:00020000:bf360000 007e0000:00020000:bf350000 +[FPCONF] END table=sqrt0.s exp=127 sign=1 runs=60 aborted=0 +[FPCONF] TABLE op=sqrt0.s exp=255 sign=1 significand-bits=23 +[FPCONF] T sqrt0.s 00255 00000000:00020000:bf7f0000 00020000:00020000:bf7d0000 00040000:00020000:bf7b0000 00060000:00020000:bf790000 00080000:00020000:bf770000 000a0000:00020000:bf760000 000c0000:00020000:bf740000 000e0000:00020000:bf720000 +[FPCONF] T sqrt0.s 00255 00100000:00020000:bf710000 00120000:00020000:bf6f0000 00140000:00020000:bf6d0000 00160000:00020000:bf6c0000 00180000:00020000:bf6a0000 001a0000:00020000:bf690000 001c0000:00020000:bf670000 001e0000:00020000:bf660000 +[FPCONF] T sqrt0.s 00255 00200000:00020000:bf640000 00220000:00020000:bf630000 00240000:00020000:bf610000 00260000:00020000:bf600000 00280000:00020000:bf5f0000 002a0000:00020000:bf5d0000 002c0000:00020000:bf5c0000 002e0000:00020000:bf5b0000 +[FPCONF] T sqrt0.s 00255 00300000:00020000:bf5a0000 00320000:00020000:bf580000 00340000:00020000:bf570000 00360000:00020000:bf560000 00380000:00020000:bf550000 003a0000:00020000:bf540000 003c0000:00020000:bf530000 003e0000:00020000:bf520000 +[FPCONF] T sqrt0.s 00255 00400000:00020000:bf500000 00420000:00020000:bf4f0000 00440000:00020000:bf4e0000 00460000:00020000:bf4d0000 00480000:00020000:bf4c0000 004a0000:00020000:bf4b0000 004c0000:00020000:bf4a0000 004e0000:00020000:bf490000 +[FPCONF] T sqrt0.s 00255 00500000:00020000:bf480000 00520000:00020000:bf470000 00540000:00040000:bf460000 00580000:00020000:bf450000 005a0000:00020000:bf440000 005c0000:00020000:bf430000 005e0000:00020000:bf420000 00600000:00020000:bf410000 +[FPCONF] T sqrt0.s 00255 00620000:00020000:bf400000 00640000:00040000:bf3f0000 00680000:00020000:bf3e0000 006a0000:00020000:bf3d0000 006c0000:00020000:bf3c0000 006e0000:00040000:bf3b0000 00720000:00020000:bf3a0000 00740000:00020000:bf390000 +[FPCONF] T sqrt0.s 00255 00760000:00040000:bf380000 007a0000:00020000:bf370000 007c0000:00020000:bf360000 007e0000:00020000:bf350000 +[FPCONF] END table=sqrt0.s exp=255 sign=1 runs=60 aborted=0 +[FPCONF] TABLE op=div0.s exp=0 sign=0 significand-bits=23 +[FPCONF] T div0.s 00000 00000000:00000001:3f7f0000 00000001:00000001:3eff0000 00000002:00000001:3f7f0000 00000003:00000001:3f2a0000 00000004:00000001:3eff0000 00000005:00000001:3ecc0000 00000006:00000001:3eaa0000 00000007:00000001:3e920000 +[FPCONF] T div0.s 00000 00000008:00000001:3f7f0000 00000009:00000001:3f630000 0000000a:00000001:3f4c0000 0000000b:00000001:3f3a0000 0000000c:00000001:3f2a0000 0000000d:00000001:3f1d0000 0000000e:00000001:3f120000 0000000f:00000001:3f080000 +[FPCONF] T div0.s 00000 00000010:00000001:3eff0000 00000011:00000001:3ef00000 00000012:00000001:3ee30000 00000013:00000001:3ed70000 00000014:00000001:3ecc0000 00000015:00000001:3ec20000 00000016:00000001:3eba0000 00000017:00000001:3eb20000 +[FPCONF] T div0.s 00000 00000018:00000001:3eaa0000 00000019:00000001:3ea30000 0000001a:00000001:3e9d0000 0000001b:00000001:3e970000 0000001c:00000001:3e920000 0000001d:00000001:3e8d0000 0000001e:00000001:3e880000 0000001f:00000001:3e840000 +[FPCONF] T div0.s 00000 00000020:00000001:3f7f0000 00000021:00000001:3f770000 00000022:00000001:3f700000 00000023:00000001:3f690000 00000024:00000001:3f630000 00000025:00000001:3f5d0000 00000026:00000001:3f570000 00000027:00000001:3f510000 +[FPCONF] T div0.s 00000 00000028:00000001:3f4c0000 00000029:00000001:3f470000 0000002a:00000001:3f420000 0000002b:00000001:3f3e0000 0000002c:00000001:3f3a0000 0000002d:00000001:3f360000 0000002e:00000001:3f320000 0000002f:00000001:3f2e0000 +[FPCONF] T div0.s 00000 00000030:00000001:3f2a0000 00000031:00000001:3f270000 00000032:00000001:3f230000 00000033:00000001:3f200000 00000034:00000001:3f1d0000 00000035:00000001:3f1a0000 00000036:00000001:3f170000 00000037:00000001:3f150000 +[FPCONF] T div0.s 00000 00000038:00000001:3f120000 00000039:00000001:3f0f0000 0000003a:00000001:3f0d0000 0000003b:00000001:3f0b0000 0000003c:00000001:3f080000 0000003d:00000001:3f060000 0000003e:00000001:3f040000 0000003f:00000001:3f020000 +[FPCONF] T div0.s 00000 00000040:00000001:3eff0000 00000041:00000001:3efb0000 00000042:00000001:3ef70000 00000043:00000001:3ef40000 00000044:00000001:3ef00000 00000045:00000001:3eed0000 00000046:00000001:3ee90000 00000047:00000001:3ee60000 +[FPCONF] T div0.s 00000 00000048:00000001:3ee30000 00000049:00000001:3ee00000 0000004a:00000001:3edd0000 0000004b:00000001:3eda0000 0000004c:00000001:3ed70000 0000004d:00000001:3ed40000 0000004e:00000001:3ed10000 0000004f:00000001:3ecf0000 +[FPCONF] T div0.s 00000 00000050:00000001:3ecc0000 00000051:00000001:3eca0000 00000052:00000001:3ec70000 00000053:00000001:3ec50000 00000054:00000001:3ec20000 00000055:00000001:3ec00000 00000056:00000001:3ebe0000 00000057:00000001:3ebc0000 +[FPCONF] T div0.s 00000 00000058:00000001:3eba0000 00000059:00000001:3eb80000 0000005a:00000001:3eb60000 0000005b:00000001:3eb40000 0000005c:00000001:3eb20000 0000005d:00000001:3eb00000 0000005e:00000001:3eae0000 0000005f:00000001:3eac0000 +[FPCONF] T div0.s 00000 00000060:00000001:3eaa0000 00000061:00000001:3ea80000 00000062:00000001:3ea70000 00000063:00000001:3ea50000 00000064:00000001:3ea30000 00000065:00000001:3ea20000 00000066:00000001:3ea00000 00000067:00000001:3e9f0000 +[FPCONF] T div0.s 00000 00000068:00000001:3e9d0000 00000069:00000001:3e9c0000 0000006a:00000001:3e9a0000 0000006b:00000001:3e990000 0000006c:00000001:3e970000 0000006d:00000001:3e960000 0000006e:00000001:3e950000 0000006f:00000001:3e930000 +[FPCONF] T div0.s 00000 00000070:00000001:3e920000 00000071:00000001:3e910000 00000072:00000001:3e8f0000 00000073:00000001:3e8e0000 00000074:00000001:3e8d0000 00000075:00000001:3e8c0000 00000076:00000001:3e8b0000 00000077:00000001:3e890000 +[FPCONF] T div0.s 00000 00000078:00000001:3e880000 00000079:00000001:3e870000 0000007a:00000001:3e860000 0000007b:00000001:3e850000 0000007c:00000001:3e840000 0000007d:00000001:3e830000 0000007e:00000001:3e820000 0000007f:00000001:3e810000 +[FPCONF] T div0.s 00000 00000080:00000001:3f7f0000 00000081:00000001:3f7d0000 00000082:00000001:3f7b0000 00000083:00000001:3f790000 00000084:00000001:3f770000 00000085:00000001:3f750000 00000086:00000001:3f740000 00000087:00000001:3f720000 +[FPCONF] T div0.s 00000 00000088:00000001:3f700000 00000089:00000001:3f6e0000 0000008a:00000001:3f6d0000 0000008b:00000001:3f6b0000 0000008c:00000001:3f690000 0000008d:00000001:3f680000 0000008e:00000001:3f660000 0000008f:00000001:3f640000 +[FPCONF] T div0.s 00000 00000090:00000001:3f630000 00000091:00000001:3f610000 00000092:00000001:3f600000 00000093:00000001:3f5e0000 00000094:00000001:3f5d0000 00000095:00000001:3f5b0000 00000096:00000001:3f5a0000 00000097:00000001:3f580000 +[FPCONF] T div0.s 00000 00000098:00000001:3f570000 00000099:00000001:3f550000 0000009a:00000001:3f540000 0000009b:00000001:3f530000 0000009c:00000001:3f510000 0000009d:00000001:3f500000 0000009e:00000001:3f4f0000 0000009f:00000001:3f4d0000 +[FPCONF] T div0.s 00000 000000a0:00000001:3f4c0000 000000a1:00000001:3f4b0000 000000a2:00000001:3f4a0000 000000a3:00000001:3f480000 000000a4:00000001:3f470000 000000a5:00000001:3f460000 000000a6:00000001:3f450000 000000a7:00000001:3f440000 +[FPCONF] T div0.s 00000 000000a8:00000001:3f420000 000000a9:00000001:3f410000 000000aa:00000001:3f400000 000000ab:00000001:3f3f0000 000000ac:00000001:3f3e0000 000000ad:00000001:3f3d0000 000000ae:00000001:3f3c0000 000000af:00000001:3f3b0000 +[FPCONF] T div0.s 00000 000000b0:00000001:3f3a0000 000000b1:00000001:3f390000 000000b2:00000001:3f380000 000000b3:00000001:3f370000 000000b4:00000001:3f360000 000000b5:00000001:3f350000 000000b6:00000001:3f340000 000000b7:00000001:3f330000 +[FPCONF] T div0.s 00000 000000b8:00000001:3f320000 000000b9:00000001:3f310000 000000ba:00000001:3f300000 000000bb:00000001:3f2f0000 000000bc:00000001:3f2e0000 000000bd:00000001:3f2d0000 000000be:00000001:3f2c0000 000000bf:00000001:3f2b0000 +[FPCONF] T div0.s 00000 000000c0:00000001:3f2a0000 000000c1:00000001:3f290000 000000c2:00000002:3f280000 000000c4:00000001:3f270000 000000c5:00000001:3f260000 000000c6:00000001:3f250000 000000c7:00000001:3f240000 000000c8:00000002:3f230000 +[FPCONF] T div0.s 00000 000000ca:00000001:3f220000 000000cb:00000001:3f210000 000000cc:00000001:3f200000 000000cd:00000002:3f1f0000 000000cf:00000001:3f1e0000 000000d0:00000001:3f1d0000 000000d1:00000002:3f1c0000 000000d3:00000001:3f1b0000 +[FPCONF] T div0.s 00000 000000d4:00000001:3f1a0000 000000d5:00000002:3f190000 000000d7:00000001:3f180000 000000d8:00000002:3f170000 000000da:00000001:3f160000 000000db:00000002:3f150000 000000dd:00000001:3f140000 000000de:00000002:3f130000 +[FPCONF] T div0.s 00000 000000e0:00000001:3f120000 000000e1:00000002:3f110000 000000e3:00000001:3f100000 000000e4:00000002:3f0f0000 000000e6:00000002:3f0e0000 000000e8:00000001:3f0d0000 000000e9:00000002:3f0c0000 000000eb:00000002:3f0b0000 +[FPCONF] T div0.s 00000 000000ed:00000001:3f0a0000 000000ee:00000002:3f090000 000000f0:00000002:3f080000 000000f2:00000002:3f070000 000000f4:00000001:3f060000 000000f5:00000002:3f050000 000000f7:00000002:3f040000 000000f9:00000002:3f030000 +[FPCONF] T div0.s 00000 000000fb:00000002:3f020000 000000fd:00000003:3f010000 00000100:00000002:3eff0000 00000102:00000002:3efd0000 00000104:00000002:3efb0000 00000106:00000002:3ef90000 00000108:00000002:3ef70000 0000010a:00000002:3ef50000 +[FPCONF] T div0.s 00000 0000010c:00000002:3ef40000 0000010e:00000002:3ef20000 00000110:00000002:3ef00000 00000112:00000002:3eee0000 00000114:00000002:3eed0000 00000116:00000002:3eeb0000 00000118:00000002:3ee90000 0000011a:00000002:3ee80000 +[FPCONF] T div0.s 00000 0000011c:00000002:3ee60000 0000011e:00000002:3ee40000 00000120:00000002:3ee30000 00000122:00000002:3ee10000 00000124:00000002:3ee00000 00000126:00000002:3ede0000 00000128:00000002:3edd0000 0000012a:00000002:3edb0000 +[FPCONF] T div0.s 00000 0000012c:00000002:3eda0000 0000012e:00000002:3ed80000 00000130:00000002:3ed70000 00000132:00000002:3ed50000 00000134:00000002:3ed40000 00000136:00000002:3ed30000 00000138:00000002:3ed10000 0000013a:00000002:3ed00000 +[FPCONF] T div0.s 00000 0000013c:00000002:3ecf0000 0000013e:00000002:3ecd0000 00000140:00000002:3ecc0000 00000142:00000002:3ecb0000 00000144:00000002:3eca0000 00000146:00000002:3ec80000 00000148:00000002:3ec70000 0000014a:00000002:3ec60000 +[FPCONF] T div0.s 00000 0000014c:00000002:3ec50000 0000014e:00000002:3ec40000 00000150:00000002:3ec20000 00000152:00000002:3ec10000 00000154:00000002:3ec00000 00000156:00000002:3ebf0000 00000158:00000002:3ebe0000 0000015a:00000002:3ebd0000 +[FPCONF] T div0.s 00000 0000015c:00000002:3ebc0000 0000015e:00000002:3ebb0000 00000160:00000002:3eba0000 00000162:00000002:3eb90000 00000164:00000002:3eb80000 00000166:00000002:3eb70000 00000168:00000002:3eb60000 0000016a:00000002:3eb50000 +[FPCONF] T div0.s 00000 0000016c:00000002:3eb40000 0000016e:00000002:3eb30000 00000170:00000002:3eb20000 00000172:00000002:3eb10000 00000174:00000002:3eb00000 00000176:00000002:3eaf0000 00000178:00000002:3eae0000 0000017a:00000002:3ead0000 +[FPCONF] T div0.s 00000 0000017c:00000002:3eac0000 0000017e:00000002:3eab0000 00000180:00000002:3eaa0000 00000182:00000002:3ea90000 00000184:00000004:3ea80000 00000188:00000002:3ea70000 0000018a:00000002:3ea60000 0000018c:00000002:3ea50000 +[FPCONF] T div0.s 00000 0000018e:00000002:3ea40000 00000190:00000004:3ea30000 00000194:00000002:3ea20000 00000196:00000002:3ea10000 00000198:00000002:3ea00000 0000019a:00000004:3e9f0000 0000019e:00000002:3e9e0000 000001a0:00000002:3e9d0000 +[FPCONF] T div0.s 00000 000001a2:00000004:3e9c0000 000001a6:00000002:3e9b0000 000001a8:00000002:3e9a0000 000001aa:00000004:3e990000 000001ae:00000002:3e980000 000001b0:00000004:3e970000 000001b4:00000002:3e960000 000001b6:00000004:3e950000 +[FPCONF] T div0.s 00000 000001ba:00000002:3e940000 000001bc:00000004:3e930000 000001c0:00000002:3e920000 000001c2:00000004:3e910000 000001c6:00000002:3e900000 000001c8:00000004:3e8f0000 000001cc:00000004:3e8e0000 000001d0:00000002:3e8d0000 +[FPCONF] T div0.s 00000 000001d2:00000004:3e8c0000 000001d6:00000004:3e8b0000 000001da:00000002:3e8a0000 000001dc:00000004:3e890000 000001e0:00000004:3e880000 000001e4:00000004:3e870000 000001e8:00000002:3e860000 000001ea:00000004:3e850000 +[FPCONF] T div0.s 00000 000001ee:00000004:3e840000 000001f2:00000004:3e830000 000001f6:00000004:3e820000 000001fa:00000006:3e810000 00000200:00000004:3f7f0000 00000204:00000004:3f7d0000 00000208:00000004:3f7b0000 0000020c:00000004:3f790000 +[FPCONF] T div0.s 00000 00000210:00000004:3f770000 00000214:00000004:3f750000 00000218:00000004:3f740000 0000021c:00000004:3f720000 00000220:00000004:3f700000 00000224:00000004:3f6e0000 00000228:00000004:3f6d0000 0000022c:00000004:3f6b0000 +[FPCONF] T div0.s 00000 00000230:00000004:3f690000 00000234:00000004:3f680000 00000238:00000004:3f660000 0000023c:00000004:3f640000 00000240:00000004:3f630000 00000244:00000004:3f610000 00000248:00000004:3f600000 0000024c:00000004:3f5e0000 +[FPCONF] T div0.s 00000 00000250:00000004:3f5d0000 00000254:00000004:3f5b0000 00000258:00000004:3f5a0000 0000025c:00000004:3f580000 00000260:00000004:3f570000 00000264:00000004:3f550000 00000268:00000004:3f540000 0000026c:00000004:3f530000 +[FPCONF] T div0.s 00000 00000270:00000004:3f510000 00000274:00000004:3f500000 00000278:00000004:3f4f0000 0000027c:00000004:3f4d0000 00000280:00000004:3f4c0000 00000284:00000004:3f4b0000 00000288:00000004:3f4a0000 0000028c:00000004:3f480000 +[FPCONF] T div0.s 00000 00000290:00000004:3f470000 00000294:00000004:3f460000 00000298:00000004:3f450000 0000029c:00000004:3f440000 000002a0:00000004:3f420000 000002a4:00000004:3f410000 000002a8:00000004:3f400000 000002ac:00000004:3f3f0000 +[FPCONF] T div0.s 00000 000002b0:00000004:3f3e0000 000002b4:00000004:3f3d0000 000002b8:00000004:3f3c0000 000002bc:00000004:3f3b0000 000002c0:00000004:3f3a0000 000002c4:00000004:3f390000 000002c8:00000004:3f380000 000002cc:00000004:3f370000 +[FPCONF] T div0.s 00000 000002d0:00000004:3f360000 000002d4:00000004:3f350000 000002d8:00000004:3f340000 000002dc:00000004:3f330000 000002e0:00000004:3f320000 000002e4:00000004:3f310000 000002e8:00000004:3f300000 000002ec:00000004:3f2f0000 +[FPCONF] T div0.s 00000 000002f0:00000004:3f2e0000 000002f4:00000004:3f2d0000 000002f8:00000004:3f2c0000 000002fc:00000004:3f2b0000 00000300:00000004:3f2a0000 00000304:00000004:3f290000 00000308:00000008:3f280000 00000310:00000004:3f270000 +[FPCONF] T div0.s 00000 00000314:00000004:3f260000 00000318:00000004:3f250000 0000031c:00000004:3f240000 00000320:00000008:3f230000 00000328:00000004:3f220000 0000032c:00000004:3f210000 00000330:00000004:3f200000 00000334:00000008:3f1f0000 +[FPCONF] T div0.s 00000 0000033c:00000004:3f1e0000 00000340:00000004:3f1d0000 00000344:00000008:3f1c0000 0000034c:00000004:3f1b0000 00000350:00000004:3f1a0000 00000354:00000008:3f190000 0000035c:00000004:3f180000 00000360:00000008:3f170000 +[FPCONF] T div0.s 00000 00000368:00000004:3f160000 0000036c:00000008:3f150000 00000374:00000004:3f140000 00000378:00000008:3f130000 00000380:00000004:3f120000 00000384:00000008:3f110000 0000038c:00000004:3f100000 00000390:00000008:3f0f0000 +[FPCONF] T div0.s 00000 00000398:00000008:3f0e0000 000003a0:00000004:3f0d0000 000003a4:00000008:3f0c0000 000003ac:00000008:3f0b0000 000003b4:00000004:3f0a0000 000003b8:00000008:3f090000 000003c0:00000008:3f080000 000003c8:00000008:3f070000 +[FPCONF] T div0.s 00000 000003d0:00000004:3f060000 000003d4:00000008:3f050000 000003dc:00000008:3f040000 000003e4:00000008:3f030000 000003ec:00000008:3f020000 000003f4:0000000c:3f010000 00000400:00000008:3eff0000 00000408:00000008:3efd0000 +[FPCONF] T div0.s 00000 00000410:00000008:3efb0000 00000418:00000008:3ef90000 00000420:00000008:3ef70000 00000428:00000008:3ef50000 00000430:00000008:3ef40000 00000438:00000008:3ef20000 00000440:00000008:3ef00000 00000448:00000008:3eee0000 +[FPCONF] T div0.s 00000 00000450:00000008:3eed0000 00000458:00000008:3eeb0000 00000460:00000008:3ee90000 00000468:00000008:3ee80000 00000470:00000008:3ee60000 00000478:00000008:3ee40000 00000480:00000008:3ee30000 00000488:00000008:3ee10000 +[FPCONF] T div0.s 00000 00000490:00000008:3ee00000 00000498:00000008:3ede0000 000004a0:00000008:3edd0000 000004a8:00000008:3edb0000 000004b0:00000008:3eda0000 000004b8:00000008:3ed80000 000004c0:00000008:3ed70000 000004c8:00000008:3ed50000 +[FPCONF] T div0.s 00000 000004d0:00000008:3ed40000 000004d8:00000008:3ed30000 000004e0:00000008:3ed10000 000004e8:00000008:3ed00000 000004f0:00000008:3ecf0000 000004f8:00000008:3ecd0000 00000500:00000008:3ecc0000 00000508:00000008:3ecb0000 +[FPCONF] T div0.s 00000 00000510:00000008:3eca0000 00000518:00000008:3ec80000 00000520:00000008:3ec70000 00000528:00000008:3ec60000 00000530:00000008:3ec50000 00000538:00000008:3ec40000 00000540:00000008:3ec20000 00000548:00000008:3ec10000 +[FPCONF] T div0.s 00000 00000550:00000008:3ec00000 00000558:00000008:3ebf0000 00000560:00000008:3ebe0000 00000568:00000008:3ebd0000 00000570:00000008:3ebc0000 00000578:00000008:3ebb0000 00000580:00000008:3eba0000 00000588:00000008:3eb90000 +[FPCONF] T div0.s 00000 00000590:00000008:3eb80000 00000598:00000008:3eb70000 000005a0:00000008:3eb60000 000005a8:00000008:3eb50000 000005b0:00000008:3eb40000 000005b8:00000008:3eb30000 000005c0:00000008:3eb20000 000005c8:00000008:3eb10000 +[FPCONF] T div0.s 00000 000005d0:00000008:3eb00000 000005d8:00000008:3eaf0000 000005e0:00000008:3eae0000 000005e8:00000008:3ead0000 000005f0:00000008:3eac0000 000005f8:00000008:3eab0000 00000600:00000008:3eaa0000 00000608:00000008:3ea90000 +[FPCONF] T div0.s 00000 00000610:00000010:3ea80000 00000620:00000008:3ea70000 00000628:00000008:3ea60000 00000630:00000008:3ea50000 00000638:00000008:3ea40000 00000640:00000010:3ea30000 00000650:00000008:3ea20000 00000658:00000008:3ea10000 +[FPCONF] T div0.s 00000 00000660:00000008:3ea00000 00000668:00000010:3e9f0000 00000678:00000008:3e9e0000 00000680:00000008:3e9d0000 00000688:00000010:3e9c0000 00000698:00000008:3e9b0000 000006a0:00000008:3e9a0000 000006a8:00000010:3e990000 +[FPCONF] T div0.s 00000 000006b8:00000008:3e980000 000006c0:00000010:3e970000 000006d0:00000008:3e960000 000006d8:00000010:3e950000 000006e8:00000008:3e940000 000006f0:00000010:3e930000 00000700:00000008:3e920000 00000708:00000010:3e910000 +[FPCONF] T div0.s 00000 00000718:00000008:3e900000 00000720:00000010:3e8f0000 00000730:00000010:3e8e0000 00000740:00000008:3e8d0000 00000748:00000010:3e8c0000 00000758:00000010:3e8b0000 00000768:00000008:3e8a0000 00000770:00000010:3e890000 +[FPCONF] T div0.s 00000 00000780:00000010:3e880000 00000790:00000010:3e870000 000007a0:00000008:3e860000 000007a8:00000010:3e850000 000007b8:00000010:3e840000 000007c8:00000010:3e830000 000007d8:00000010:3e820000 000007e8:00000018:3e810000 +[FPCONF] T div0.s 00000 00000800:00000010:3f7f0000 00000810:00000010:3f7d0000 00000820:00000010:3f7b0000 00000830:00000010:3f790000 00000840:00000010:3f770000 00000850:00000010:3f750000 00000860:00000010:3f740000 00000870:00000010:3f720000 +[FPCONF] T div0.s 00000 00000880:00000010:3f700000 00000890:00000010:3f6e0000 000008a0:00000010:3f6d0000 000008b0:00000010:3f6b0000 000008c0:00000010:3f690000 000008d0:00000010:3f680000 000008e0:00000010:3f660000 000008f0:00000010:3f640000 +[FPCONF] T div0.s 00000 00000900:00000010:3f630000 00000910:00000010:3f610000 00000920:00000010:3f600000 00000930:00000010:3f5e0000 00000940:00000010:3f5d0000 00000950:00000010:3f5b0000 00000960:00000010:3f5a0000 00000970:00000010:3f580000 +[FPCONF] T div0.s 00000 00000980:00000010:3f570000 00000990:00000010:3f550000 000009a0:00000010:3f540000 000009b0:00000010:3f530000 000009c0:00000010:3f510000 000009d0:00000010:3f500000 000009e0:00000010:3f4f0000 000009f0:00000010:3f4d0000 +[FPCONF] T div0.s 00000 00000a00:00000010:3f4c0000 00000a10:00000010:3f4b0000 00000a20:00000010:3f4a0000 00000a30:00000010:3f480000 00000a40:00000010:3f470000 00000a50:00000010:3f460000 00000a60:00000010:3f450000 00000a70:00000010:3f440000 +[FPCONF] T div0.s 00000 00000a80:00000010:3f420000 00000a90:00000010:3f410000 00000aa0:00000010:3f400000 00000ab0:00000010:3f3f0000 00000ac0:00000010:3f3e0000 00000ad0:00000010:3f3d0000 00000ae0:00000010:3f3c0000 00000af0:00000010:3f3b0000 +[FPCONF] T div0.s 00000 00000b00:00000010:3f3a0000 00000b10:00000010:3f390000 00000b20:00000010:3f380000 00000b30:00000010:3f370000 00000b40:00000010:3f360000 00000b50:00000010:3f350000 00000b60:00000010:3f340000 00000b70:00000010:3f330000 +[FPCONF] T div0.s 00000 00000b80:00000010:3f320000 00000b90:00000010:3f310000 00000ba0:00000010:3f300000 00000bb0:00000010:3f2f0000 00000bc0:00000010:3f2e0000 00000bd0:00000010:3f2d0000 00000be0:00000010:3f2c0000 00000bf0:00000010:3f2b0000 +[FPCONF] T div0.s 00000 00000c00:00000010:3f2a0000 00000c10:00000010:3f290000 00000c20:00000020:3f280000 00000c40:00000010:3f270000 00000c50:00000010:3f260000 00000c60:00000010:3f250000 00000c70:00000010:3f240000 00000c80:00000020:3f230000 +[FPCONF] T div0.s 00000 00000ca0:00000010:3f220000 00000cb0:00000010:3f210000 00000cc0:00000010:3f200000 00000cd0:00000020:3f1f0000 00000cf0:00000010:3f1e0000 00000d00:00000010:3f1d0000 00000d10:00000020:3f1c0000 00000d30:00000010:3f1b0000 +[FPCONF] T div0.s 00000 00000d40:00000010:3f1a0000 00000d50:00000020:3f190000 00000d70:00000010:3f180000 00000d80:00000020:3f170000 00000da0:00000010:3f160000 00000db0:00000020:3f150000 00000dd0:00000010:3f140000 00000de0:00000020:3f130000 +[FPCONF] T div0.s 00000 00000e00:00000010:3f120000 00000e10:00000020:3f110000 00000e30:00000010:3f100000 00000e40:00000020:3f0f0000 00000e60:00000020:3f0e0000 00000e80:00000010:3f0d0000 00000e90:00000020:3f0c0000 00000eb0:00000020:3f0b0000 +[FPCONF] T div0.s 00000 00000ed0:00000010:3f0a0000 00000ee0:00000020:3f090000 00000f00:00000020:3f080000 00000f20:00000020:3f070000 00000f40:00000010:3f060000 00000f50:00000020:3f050000 00000f70:00000020:3f040000 00000f90:00000020:3f030000 +[FPCONF] T div0.s 00000 00000fb0:00000020:3f020000 00000fd0:00000030:3f010000 00001000:00000020:3eff0000 00001020:00000020:3efd0000 00001040:00000020:3efb0000 00001060:00000020:3ef90000 00001080:00000020:3ef70000 000010a0:00000020:3ef50000 +[FPCONF] T div0.s 00000 000010c0:00000020:3ef40000 000010e0:00000020:3ef20000 00001100:00000020:3ef00000 00001120:00000020:3eee0000 00001140:00000020:3eed0000 00001160:00000020:3eeb0000 00001180:00000020:3ee90000 000011a0:00000020:3ee80000 +[FPCONF] T div0.s 00000 000011c0:00000020:3ee60000 000011e0:00000020:3ee40000 00001200:00000020:3ee30000 00001220:00000020:3ee10000 00001240:00000020:3ee00000 00001260:00000020:3ede0000 00001280:00000020:3edd0000 000012a0:00000020:3edb0000 +[FPCONF] T div0.s 00000 000012c0:00000020:3eda0000 000012e0:00000020:3ed80000 00001300:00000020:3ed70000 00001320:00000020:3ed50000 00001340:00000020:3ed40000 00001360:00000020:3ed30000 00001380:00000020:3ed10000 000013a0:00000020:3ed00000 +[FPCONF] T div0.s 00000 000013c0:00000020:3ecf0000 000013e0:00000020:3ecd0000 00001400:00000020:3ecc0000 00001420:00000020:3ecb0000 00001440:00000020:3eca0000 00001460:00000020:3ec80000 00001480:00000020:3ec70000 000014a0:00000020:3ec60000 +[FPCONF] T div0.s 00000 000014c0:00000020:3ec50000 000014e0:00000020:3ec40000 00001500:00000020:3ec20000 00001520:00000020:3ec10000 00001540:00000020:3ec00000 00001560:00000020:3ebf0000 00001580:00000020:3ebe0000 000015a0:00000020:3ebd0000 +[FPCONF] T div0.s 00000 000015c0:00000020:3ebc0000 000015e0:00000020:3ebb0000 00001600:00000020:3eba0000 00001620:00000020:3eb90000 00001640:00000020:3eb80000 00001660:00000020:3eb70000 00001680:00000020:3eb60000 000016a0:00000020:3eb50000 +[FPCONF] T div0.s 00000 000016c0:00000020:3eb40000 000016e0:00000020:3eb30000 00001700:00000020:3eb20000 00001720:00000020:3eb10000 00001740:00000020:3eb00000 00001760:00000020:3eaf0000 00001780:00000020:3eae0000 000017a0:00000020:3ead0000 +[FPCONF] T div0.s 00000 000017c0:00000020:3eac0000 000017e0:00000020:3eab0000 00001800:00000020:3eaa0000 00001820:00000020:3ea90000 00001840:00000040:3ea80000 00001880:00000020:3ea70000 000018a0:00000020:3ea60000 000018c0:00000020:3ea50000 +[FPCONF] T div0.s 00000 000018e0:00000020:3ea40000 00001900:00000040:3ea30000 00001940:00000020:3ea20000 00001960:00000020:3ea10000 00001980:00000020:3ea00000 000019a0:00000040:3e9f0000 000019e0:00000020:3e9e0000 00001a00:00000020:3e9d0000 +[FPCONF] T div0.s 00000 00001a20:00000040:3e9c0000 00001a60:00000020:3e9b0000 00001a80:00000020:3e9a0000 00001aa0:00000040:3e990000 00001ae0:00000020:3e980000 00001b00:00000040:3e970000 00001b40:00000020:3e960000 00001b60:00000040:3e950000 +[FPCONF] T div0.s 00000 00001ba0:00000020:3e940000 00001bc0:00000040:3e930000 00001c00:00000020:3e920000 00001c20:00000040:3e910000 00001c60:00000020:3e900000 00001c80:00000040:3e8f0000 00001cc0:00000040:3e8e0000 00001d00:00000020:3e8d0000 +[FPCONF] T div0.s 00000 00001d20:00000040:3e8c0000 00001d60:00000040:3e8b0000 00001da0:00000020:3e8a0000 00001dc0:00000040:3e890000 00001e00:00000040:3e880000 00001e40:00000040:3e870000 00001e80:00000020:3e860000 00001ea0:00000040:3e850000 +[FPCONF] T div0.s 00000 00001ee0:00000040:3e840000 00001f20:00000040:3e830000 00001f60:00000040:3e820000 00001fa0:00000060:3e810000 00002000:00000040:3f7f0000 00002040:00000040:3f7d0000 00002080:00000040:3f7b0000 000020c0:00000040:3f790000 +[FPCONF] T div0.s 00000 00002100:00000040:3f770000 00002140:00000040:3f750000 00002180:00000040:3f740000 000021c0:00000040:3f720000 00002200:00000040:3f700000 00002240:00000040:3f6e0000 00002280:00000040:3f6d0000 000022c0:00000040:3f6b0000 +[FPCONF] T div0.s 00000 00002300:00000040:3f690000 00002340:00000040:3f680000 00002380:00000040:3f660000 000023c0:00000040:3f640000 00002400:00000040:3f630000 00002440:00000040:3f610000 00002480:00000040:3f600000 000024c0:00000040:3f5e0000 +[FPCONF] T div0.s 00000 00002500:00000040:3f5d0000 00002540:00000040:3f5b0000 00002580:00000040:3f5a0000 000025c0:00000040:3f580000 00002600:00000040:3f570000 00002640:00000040:3f550000 00002680:00000040:3f540000 000026c0:00000040:3f530000 +[FPCONF] T div0.s 00000 00002700:00000040:3f510000 00002740:00000040:3f500000 00002780:00000040:3f4f0000 000027c0:00000040:3f4d0000 00002800:00000040:3f4c0000 00002840:00000040:3f4b0000 00002880:00000040:3f4a0000 000028c0:00000040:3f480000 +[FPCONF] T div0.s 00000 00002900:00000040:3f470000 00002940:00000040:3f460000 00002980:00000040:3f450000 000029c0:00000040:3f440000 00002a00:00000040:3f420000 00002a40:00000040:3f410000 00002a80:00000040:3f400000 00002ac0:00000040:3f3f0000 +[FPCONF] T div0.s 00000 00002b00:00000040:3f3e0000 00002b40:00000040:3f3d0000 00002b80:00000040:3f3c0000 00002bc0:00000040:3f3b0000 00002c00:00000040:3f3a0000 00002c40:00000040:3f390000 00002c80:00000040:3f380000 00002cc0:00000040:3f370000 +[FPCONF] T div0.s 00000 00002d00:00000040:3f360000 00002d40:00000040:3f350000 00002d80:00000040:3f340000 00002dc0:00000040:3f330000 00002e00:00000040:3f320000 00002e40:00000040:3f310000 00002e80:00000040:3f300000 00002ec0:00000040:3f2f0000 +[FPCONF] T div0.s 00000 00002f00:00000040:3f2e0000 00002f40:00000040:3f2d0000 00002f80:00000040:3f2c0000 00002fc0:00000040:3f2b0000 00003000:00000040:3f2a0000 00003040:00000040:3f290000 00003080:00000080:3f280000 00003100:00000040:3f270000 +[FPCONF] T div0.s 00000 00003140:00000040:3f260000 00003180:00000040:3f250000 000031c0:00000040:3f240000 00003200:00000080:3f230000 00003280:00000040:3f220000 000032c0:00000040:3f210000 00003300:00000040:3f200000 00003340:00000080:3f1f0000 +[FPCONF] T div0.s 00000 000033c0:00000040:3f1e0000 00003400:00000040:3f1d0000 00003440:00000080:3f1c0000 000034c0:00000040:3f1b0000 00003500:00000040:3f1a0000 00003540:00000080:3f190000 000035c0:00000040:3f180000 00003600:00000080:3f170000 +[FPCONF] T div0.s 00000 00003680:00000040:3f160000 000036c0:00000080:3f150000 00003740:00000040:3f140000 00003780:00000080:3f130000 00003800:00000040:3f120000 00003840:00000080:3f110000 000038c0:00000040:3f100000 00003900:00000080:3f0f0000 +[FPCONF] T div0.s 00000 00003980:00000080:3f0e0000 00003a00:00000040:3f0d0000 00003a40:00000080:3f0c0000 00003ac0:00000080:3f0b0000 00003b40:00000040:3f0a0000 00003b80:00000080:3f090000 00003c00:00000080:3f080000 00003c80:00000080:3f070000 +[FPCONF] T div0.s 00000 00003d00:00000040:3f060000 00003d40:00000080:3f050000 00003dc0:00000080:3f040000 00003e40:00000080:3f030000 00003ec0:00000080:3f020000 00003f40:000000c0:3f010000 00004000:00000080:3eff0000 00004080:00000080:3efd0000 +[FPCONF] T div0.s 00000 00004100:00000080:3efb0000 00004180:00000080:3ef90000 00004200:00000080:3ef70000 00004280:00000080:3ef50000 00004300:00000080:3ef40000 00004380:00000080:3ef20000 00004400:00000080:3ef00000 00004480:00000080:3eee0000 +[FPCONF] T div0.s 00000 00004500:00000080:3eed0000 00004580:00000080:3eeb0000 00004600:00000080:3ee90000 00004680:00000080:3ee80000 00004700:00000080:3ee60000 00004780:00000080:3ee40000 00004800:00000080:3ee30000 00004880:00000080:3ee10000 +[FPCONF] T div0.s 00000 00004900:00000080:3ee00000 00004980:00000080:3ede0000 00004a00:00000080:3edd0000 00004a80:00000080:3edb0000 00004b00:00000080:3eda0000 00004b80:00000080:3ed80000 00004c00:00000080:3ed70000 00004c80:00000080:3ed50000 +[FPCONF] T div0.s 00000 00004d00:00000080:3ed40000 00004d80:00000080:3ed30000 00004e00:00000080:3ed10000 00004e80:00000080:3ed00000 00004f00:00000080:3ecf0000 00004f80:00000080:3ecd0000 00005000:00000080:3ecc0000 00005080:00000080:3ecb0000 +[FPCONF] T div0.s 00000 00005100:00000080:3eca0000 00005180:00000080:3ec80000 00005200:00000080:3ec70000 00005280:00000080:3ec60000 00005300:00000080:3ec50000 00005380:00000080:3ec40000 00005400:00000080:3ec20000 00005480:00000080:3ec10000 +[FPCONF] T div0.s 00000 00005500:00000080:3ec00000 00005580:00000080:3ebf0000 00005600:00000080:3ebe0000 00005680:00000080:3ebd0000 00005700:00000080:3ebc0000 00005780:00000080:3ebb0000 00005800:00000080:3eba0000 00005880:00000080:3eb90000 +[FPCONF] T div0.s 00000 00005900:00000080:3eb80000 00005980:00000080:3eb70000 00005a00:00000080:3eb60000 00005a80:00000080:3eb50000 00005b00:00000080:3eb40000 00005b80:00000080:3eb30000 00005c00:00000080:3eb20000 00005c80:00000080:3eb10000 +[FPCONF] T div0.s 00000 00005d00:00000080:3eb00000 00005d80:00000080:3eaf0000 00005e00:00000080:3eae0000 00005e80:00000080:3ead0000 00005f00:00000080:3eac0000 00005f80:00000080:3eab0000 00006000:00000080:3eaa0000 00006080:00000080:3ea90000 +[FPCONF] T div0.s 00000 00006100:00000100:3ea80000 00006200:00000080:3ea70000 00006280:00000080:3ea60000 00006300:00000080:3ea50000 00006380:00000080:3ea40000 00006400:00000100:3ea30000 00006500:00000080:3ea20000 00006580:00000080:3ea10000 +[FPCONF] T div0.s 00000 00006600:00000080:3ea00000 00006680:00000100:3e9f0000 00006780:00000080:3e9e0000 00006800:00000080:3e9d0000 00006880:00000100:3e9c0000 00006980:00000080:3e9b0000 00006a00:00000080:3e9a0000 00006a80:00000100:3e990000 +[FPCONF] T div0.s 00000 00006b80:00000080:3e980000 00006c00:00000100:3e970000 00006d00:00000080:3e960000 00006d80:00000100:3e950000 00006e80:00000080:3e940000 00006f00:00000100:3e930000 00007000:00000080:3e920000 00007080:00000100:3e910000 +[FPCONF] T div0.s 00000 00007180:00000080:3e900000 00007200:00000100:3e8f0000 00007300:00000100:3e8e0000 00007400:00000080:3e8d0000 00007480:00000100:3e8c0000 00007580:00000100:3e8b0000 00007680:00000080:3e8a0000 00007700:00000100:3e890000 +[FPCONF] T div0.s 00000 00007800:00000100:3e880000 00007900:00000100:3e870000 00007a00:00000080:3e860000 00007a80:00000100:3e850000 00007b80:00000100:3e840000 00007c80:00000100:3e830000 00007d80:00000100:3e820000 00007e80:00000180:3e810000 +[FPCONF] T div0.s 00000 00008000:00000100:3f7f0000 00008100:00000100:3f7d0000 00008200:00000100:3f7b0000 00008300:00000100:3f790000 00008400:00000100:3f770000 00008500:00000100:3f750000 00008600:00000100:3f740000 00008700:00000100:3f720000 +[FPCONF] T div0.s 00000 00008800:00000100:3f700000 00008900:00000100:3f6e0000 00008a00:00000100:3f6d0000 00008b00:00000100:3f6b0000 00008c00:00000100:3f690000 00008d00:00000100:3f680000 00008e00:00000100:3f660000 00008f00:00000100:3f640000 +[FPCONF] T div0.s 00000 00009000:00000100:3f630000 00009100:00000100:3f610000 00009200:00000100:3f600000 00009300:00000100:3f5e0000 00009400:00000100:3f5d0000 00009500:00000100:3f5b0000 00009600:00000100:3f5a0000 00009700:00000100:3f580000 +[FPCONF] T div0.s 00000 00009800:00000100:3f570000 00009900:00000100:3f550000 00009a00:00000100:3f540000 00009b00:00000100:3f530000 00009c00:00000100:3f510000 00009d00:00000100:3f500000 00009e00:00000100:3f4f0000 00009f00:00000100:3f4d0000 +[FPCONF] T div0.s 00000 0000a000:00000100:3f4c0000 0000a100:00000100:3f4b0000 0000a200:00000100:3f4a0000 0000a300:00000100:3f480000 0000a400:00000100:3f470000 0000a500:00000100:3f460000 0000a600:00000100:3f450000 0000a700:00000100:3f440000 +[FPCONF] T div0.s 00000 0000a800:00000100:3f420000 0000a900:00000100:3f410000 0000aa00:00000100:3f400000 0000ab00:00000100:3f3f0000 0000ac00:00000100:3f3e0000 0000ad00:00000100:3f3d0000 0000ae00:00000100:3f3c0000 0000af00:00000100:3f3b0000 +[FPCONF] T div0.s 00000 0000b000:00000100:3f3a0000 0000b100:00000100:3f390000 0000b200:00000100:3f380000 0000b300:00000100:3f370000 0000b400:00000100:3f360000 0000b500:00000100:3f350000 0000b600:00000100:3f340000 0000b700:00000100:3f330000 +[FPCONF] T div0.s 00000 0000b800:00000100:3f320000 0000b900:00000100:3f310000 0000ba00:00000100:3f300000 0000bb00:00000100:3f2f0000 0000bc00:00000100:3f2e0000 0000bd00:00000100:3f2d0000 0000be00:00000100:3f2c0000 0000bf00:00000100:3f2b0000 +[FPCONF] T div0.s 00000 0000c000:00000100:3f2a0000 0000c100:00000100:3f290000 0000c200:00000200:3f280000 0000c400:00000100:3f270000 0000c500:00000100:3f260000 0000c600:00000100:3f250000 0000c700:00000100:3f240000 0000c800:00000200:3f230000 +[FPCONF] T div0.s 00000 0000ca00:00000100:3f220000 0000cb00:00000100:3f210000 0000cc00:00000100:3f200000 0000cd00:00000200:3f1f0000 0000cf00:00000100:3f1e0000 0000d000:00000100:3f1d0000 0000d100:00000200:3f1c0000 0000d300:00000100:3f1b0000 +[FPCONF] T div0.s 00000 0000d400:00000100:3f1a0000 0000d500:00000200:3f190000 0000d700:00000100:3f180000 0000d800:00000200:3f170000 0000da00:00000100:3f160000 0000db00:00000200:3f150000 0000dd00:00000100:3f140000 0000de00:00000200:3f130000 +[FPCONF] T div0.s 00000 0000e000:00000100:3f120000 0000e100:00000200:3f110000 0000e300:00000100:3f100000 0000e400:00000200:3f0f0000 0000e600:00000200:3f0e0000 0000e800:00000100:3f0d0000 0000e900:00000200:3f0c0000 0000eb00:00000200:3f0b0000 +[FPCONF] T div0.s 00000 0000ed00:00000100:3f0a0000 0000ee00:00000200:3f090000 0000f000:00000200:3f080000 0000f200:00000200:3f070000 0000f400:00000100:3f060000 0000f500:00000200:3f050000 0000f700:00000200:3f040000 0000f900:00000200:3f030000 +[FPCONF] T div0.s 00000 0000fb00:00000200:3f020000 0000fd00:00000300:3f010000 00010000:00000200:3eff0000 00010200:00000200:3efd0000 00010400:00000200:3efb0000 00010600:00000200:3ef90000 00010800:00000200:3ef70000 00010a00:00000200:3ef50000 +[FPCONF] T div0.s 00000 00010c00:00000200:3ef40000 00010e00:00000200:3ef20000 00011000:00000200:3ef00000 00011200:00000200:3eee0000 00011400:00000200:3eed0000 00011600:00000200:3eeb0000 00011800:00000200:3ee90000 00011a00:00000200:3ee80000 +[FPCONF] T div0.s 00000 00011c00:00000200:3ee60000 00011e00:00000200:3ee40000 00012000:00000200:3ee30000 00012200:00000200:3ee10000 00012400:00000200:3ee00000 00012600:00000200:3ede0000 00012800:00000200:3edd0000 00012a00:00000200:3edb0000 +[FPCONF] T div0.s 00000 00012c00:00000200:3eda0000 00012e00:00000200:3ed80000 00013000:00000200:3ed70000 00013200:00000200:3ed50000 00013400:00000200:3ed40000 00013600:00000200:3ed30000 00013800:00000200:3ed10000 00013a00:00000200:3ed00000 +[FPCONF] T div0.s 00000 00013c00:00000200:3ecf0000 00013e00:00000200:3ecd0000 00014000:00000200:3ecc0000 00014200:00000200:3ecb0000 00014400:00000200:3eca0000 00014600:00000200:3ec80000 00014800:00000200:3ec70000 00014a00:00000200:3ec60000 +[FPCONF] T div0.s 00000 00014c00:00000200:3ec50000 00014e00:00000200:3ec40000 00015000:00000200:3ec20000 00015200:00000200:3ec10000 00015400:00000200:3ec00000 00015600:00000200:3ebf0000 00015800:00000200:3ebe0000 00015a00:00000200:3ebd0000 +[FPCONF] T div0.s 00000 00015c00:00000200:3ebc0000 00015e00:00000200:3ebb0000 00016000:00000200:3eba0000 00016200:00000200:3eb90000 00016400:00000200:3eb80000 00016600:00000200:3eb70000 00016800:00000200:3eb60000 00016a00:00000200:3eb50000 +[FPCONF] T div0.s 00000 00016c00:00000200:3eb40000 00016e00:00000200:3eb30000 00017000:00000200:3eb20000 00017200:00000200:3eb10000 00017400:00000200:3eb00000 00017600:00000200:3eaf0000 00017800:00000200:3eae0000 00017a00:00000200:3ead0000 +[FPCONF] T div0.s 00000 00017c00:00000200:3eac0000 00017e00:00000200:3eab0000 00018000:00000200:3eaa0000 00018200:00000200:3ea90000 00018400:00000400:3ea80000 00018800:00000200:3ea70000 00018a00:00000200:3ea60000 00018c00:00000200:3ea50000 +[FPCONF] T div0.s 00000 00018e00:00000200:3ea40000 00019000:00000400:3ea30000 00019400:00000200:3ea20000 00019600:00000200:3ea10000 00019800:00000200:3ea00000 00019a00:00000400:3e9f0000 00019e00:00000200:3e9e0000 0001a000:00000200:3e9d0000 +[FPCONF] T div0.s 00000 0001a200:00000400:3e9c0000 0001a600:00000200:3e9b0000 0001a800:00000200:3e9a0000 0001aa00:00000400:3e990000 0001ae00:00000200:3e980000 0001b000:00000400:3e970000 0001b400:00000200:3e960000 0001b600:00000400:3e950000 +[FPCONF] T div0.s 00000 0001ba00:00000200:3e940000 0001bc00:00000400:3e930000 0001c000:00000200:3e920000 0001c200:00000400:3e910000 0001c600:00000200:3e900000 0001c800:00000400:3e8f0000 0001cc00:00000400:3e8e0000 0001d000:00000200:3e8d0000 +[FPCONF] T div0.s 00000 0001d200:00000400:3e8c0000 0001d600:00000400:3e8b0000 0001da00:00000200:3e8a0000 0001dc00:00000400:3e890000 0001e000:00000400:3e880000 0001e400:00000400:3e870000 0001e800:00000200:3e860000 0001ea00:00000400:3e850000 +[FPCONF] T div0.s 00000 0001ee00:00000400:3e840000 0001f200:00000400:3e830000 0001f600:00000400:3e820000 0001fa00:00000600:3e810000 00020000:00000400:3f7f0000 00020400:00000400:3f7d0000 00020800:00000400:3f7b0000 00020c00:00000400:3f790000 +[FPCONF] T div0.s 00000 00021000:00000400:3f770000 00021400:00000400:3f750000 00021800:00000400:3f740000 00021c00:00000400:3f720000 00022000:00000400:3f700000 00022400:00000400:3f6e0000 00022800:00000400:3f6d0000 00022c00:00000400:3f6b0000 +[FPCONF] T div0.s 00000 00023000:00000400:3f690000 00023400:00000400:3f680000 00023800:00000400:3f660000 00023c00:00000400:3f640000 00024000:00000400:3f630000 00024400:00000400:3f610000 00024800:00000400:3f600000 00024c00:00000400:3f5e0000 +[FPCONF] T div0.s 00000 00025000:00000400:3f5d0000 00025400:00000400:3f5b0000 00025800:00000400:3f5a0000 00025c00:00000400:3f580000 00026000:00000400:3f570000 00026400:00000400:3f550000 00026800:00000400:3f540000 00026c00:00000400:3f530000 +[FPCONF] T div0.s 00000 00027000:00000400:3f510000 00027400:00000400:3f500000 00027800:00000400:3f4f0000 00027c00:00000400:3f4d0000 00028000:00000400:3f4c0000 00028400:00000400:3f4b0000 00028800:00000400:3f4a0000 00028c00:00000400:3f480000 +[FPCONF] T div0.s 00000 00029000:00000400:3f470000 00029400:00000400:3f460000 00029800:00000400:3f450000 00029c00:00000400:3f440000 0002a000:00000400:3f420000 0002a400:00000400:3f410000 0002a800:00000400:3f400000 0002ac00:00000400:3f3f0000 +[FPCONF] T div0.s 00000 0002b000:00000400:3f3e0000 0002b400:00000400:3f3d0000 0002b800:00000400:3f3c0000 0002bc00:00000400:3f3b0000 0002c000:00000400:3f3a0000 0002c400:00000400:3f390000 0002c800:00000400:3f380000 0002cc00:00000400:3f370000 +[FPCONF] T div0.s 00000 0002d000:00000400:3f360000 0002d400:00000400:3f350000 0002d800:00000400:3f340000 0002dc00:00000400:3f330000 0002e000:00000400:3f320000 0002e400:00000400:3f310000 0002e800:00000400:3f300000 0002ec00:00000400:3f2f0000 +[FPCONF] T div0.s 00000 0002f000:00000400:3f2e0000 0002f400:00000400:3f2d0000 0002f800:00000400:3f2c0000 0002fc00:00000400:3f2b0000 00030000:00000400:3f2a0000 00030400:00000400:3f290000 00030800:00000800:3f280000 00031000:00000400:3f270000 +[FPCONF] T div0.s 00000 00031400:00000400:3f260000 00031800:00000400:3f250000 00031c00:00000400:3f240000 00032000:00000800:3f230000 00032800:00000400:3f220000 00032c00:00000400:3f210000 00033000:00000400:3f200000 00033400:00000800:3f1f0000 +[FPCONF] T div0.s 00000 00033c00:00000400:3f1e0000 00034000:00000400:3f1d0000 00034400:00000800:3f1c0000 00034c00:00000400:3f1b0000 00035000:00000400:3f1a0000 00035400:00000800:3f190000 00035c00:00000400:3f180000 00036000:00000800:3f170000 +[FPCONF] T div0.s 00000 00036800:00000400:3f160000 00036c00:00000800:3f150000 00037400:00000400:3f140000 00037800:00000800:3f130000 00038000:00000400:3f120000 00038400:00000800:3f110000 00038c00:00000400:3f100000 00039000:00000800:3f0f0000 +[FPCONF] T div0.s 00000 00039800:00000800:3f0e0000 0003a000:00000400:3f0d0000 0003a400:00000800:3f0c0000 0003ac00:00000800:3f0b0000 0003b400:00000400:3f0a0000 0003b800:00000800:3f090000 0003c000:00000800:3f080000 0003c800:00000800:3f070000 +[FPCONF] T div0.s 00000 0003d000:00000400:3f060000 0003d400:00000800:3f050000 0003dc00:00000800:3f040000 0003e400:00000800:3f030000 0003ec00:00000800:3f020000 0003f400:00000c00:3f010000 00040000:00000800:3eff0000 00040800:00000800:3efd0000 +[FPCONF] T div0.s 00000 00041000:00000800:3efb0000 00041800:00000800:3ef90000 00042000:00000800:3ef70000 00042800:00000800:3ef50000 00043000:00000800:3ef40000 00043800:00000800:3ef20000 00044000:00000800:3ef00000 00044800:00000800:3eee0000 +[FPCONF] T div0.s 00000 00045000:00000800:3eed0000 00045800:00000800:3eeb0000 00046000:00000800:3ee90000 00046800:00000800:3ee80000 00047000:00000800:3ee60000 00047800:00000800:3ee40000 00048000:00000800:3ee30000 00048800:00000800:3ee10000 +[FPCONF] T div0.s 00000 00049000:00000800:3ee00000 00049800:00000800:3ede0000 0004a000:00000800:3edd0000 0004a800:00000800:3edb0000 0004b000:00000800:3eda0000 0004b800:00000800:3ed80000 0004c000:00000800:3ed70000 0004c800:00000800:3ed50000 +[FPCONF] T div0.s 00000 0004d000:00000800:3ed40000 0004d800:00000800:3ed30000 0004e000:00000800:3ed10000 0004e800:00000800:3ed00000 0004f000:00000800:3ecf0000 0004f800:00000800:3ecd0000 00050000:00000800:3ecc0000 00050800:00000800:3ecb0000 +[FPCONF] T div0.s 00000 00051000:00000800:3eca0000 00051800:00000800:3ec80000 00052000:00000800:3ec70000 00052800:00000800:3ec60000 00053000:00000800:3ec50000 00053800:00000800:3ec40000 00054000:00000800:3ec20000 00054800:00000800:3ec10000 +[FPCONF] T div0.s 00000 00055000:00000800:3ec00000 00055800:00000800:3ebf0000 00056000:00000800:3ebe0000 00056800:00000800:3ebd0000 00057000:00000800:3ebc0000 00057800:00000800:3ebb0000 00058000:00000800:3eba0000 00058800:00000800:3eb90000 +[FPCONF] T div0.s 00000 00059000:00000800:3eb80000 00059800:00000800:3eb70000 0005a000:00000800:3eb60000 0005a800:00000800:3eb50000 0005b000:00000800:3eb40000 0005b800:00000800:3eb30000 0005c000:00000800:3eb20000 0005c800:00000800:3eb10000 +[FPCONF] T div0.s 00000 0005d000:00000800:3eb00000 0005d800:00000800:3eaf0000 0005e000:00000800:3eae0000 0005e800:00000800:3ead0000 0005f000:00000800:3eac0000 0005f800:00000800:3eab0000 00060000:00000800:3eaa0000 00060800:00000800:3ea90000 +[FPCONF] T div0.s 00000 00061000:00001000:3ea80000 00062000:00000800:3ea70000 00062800:00000800:3ea60000 00063000:00000800:3ea50000 00063800:00000800:3ea40000 00064000:00001000:3ea30000 00065000:00000800:3ea20000 00065800:00000800:3ea10000 +[FPCONF] T div0.s 00000 00066000:00000800:3ea00000 00066800:00001000:3e9f0000 00067800:00000800:3e9e0000 00068000:00000800:3e9d0000 00068800:00001000:3e9c0000 00069800:00000800:3e9b0000 0006a000:00000800:3e9a0000 0006a800:00001000:3e990000 +[FPCONF] T div0.s 00000 0006b800:00000800:3e980000 0006c000:00001000:3e970000 0006d000:00000800:3e960000 0006d800:00001000:3e950000 0006e800:00000800:3e940000 0006f000:00001000:3e930000 00070000:00000800:3e920000 00070800:00001000:3e910000 +[FPCONF] T div0.s 00000 00071800:00000800:3e900000 00072000:00001000:3e8f0000 00073000:00001000:3e8e0000 00074000:00000800:3e8d0000 00074800:00001000:3e8c0000 00075800:00001000:3e8b0000 00076800:00000800:3e8a0000 00077000:00001000:3e890000 +[FPCONF] T div0.s 00000 00078000:00001000:3e880000 00079000:00001000:3e870000 0007a000:00000800:3e860000 0007a800:00001000:3e850000 0007b800:00001000:3e840000 0007c800:00001000:3e830000 0007d800:00001000:3e820000 0007e800:00001800:3e810000 +[FPCONF] T div0.s 00000 00080000:00001000:3f7f0000 00081000:00001000:3f7d0000 00082000:00001000:3f7b0000 00083000:00001000:3f790000 00084000:00001000:3f770000 00085000:00001000:3f750000 00086000:00001000:3f740000 00087000:00001000:3f720000 +[FPCONF] T div0.s 00000 00088000:00001000:3f700000 00089000:00001000:3f6e0000 0008a000:00001000:3f6d0000 0008b000:00001000:3f6b0000 0008c000:00001000:3f690000 0008d000:00001000:3f680000 0008e000:00001000:3f660000 0008f000:00001000:3f640000 +[FPCONF] T div0.s 00000 00090000:00001000:3f630000 00091000:00001000:3f610000 00092000:00001000:3f600000 00093000:00001000:3f5e0000 00094000:00001000:3f5d0000 00095000:00001000:3f5b0000 00096000:00001000:3f5a0000 00097000:00001000:3f580000 +[FPCONF] T div0.s 00000 00098000:00001000:3f570000 00099000:00001000:3f550000 0009a000:00001000:3f540000 0009b000:00001000:3f530000 0009c000:00001000:3f510000 0009d000:00001000:3f500000 0009e000:00001000:3f4f0000 0009f000:00001000:3f4d0000 +[FPCONF] T div0.s 00000 000a0000:00001000:3f4c0000 000a1000:00001000:3f4b0000 000a2000:00001000:3f4a0000 000a3000:00001000:3f480000 000a4000:00001000:3f470000 000a5000:00001000:3f460000 000a6000:00001000:3f450000 000a7000:00001000:3f440000 +[FPCONF] T div0.s 00000 000a8000:00001000:3f420000 000a9000:00001000:3f410000 000aa000:00001000:3f400000 000ab000:00001000:3f3f0000 000ac000:00001000:3f3e0000 000ad000:00001000:3f3d0000 000ae000:00001000:3f3c0000 000af000:00001000:3f3b0000 +[FPCONF] T div0.s 00000 000b0000:00001000:3f3a0000 000b1000:00001000:3f390000 000b2000:00001000:3f380000 000b3000:00001000:3f370000 000b4000:00001000:3f360000 000b5000:00001000:3f350000 000b6000:00001000:3f340000 000b7000:00001000:3f330000 +[FPCONF] T div0.s 00000 000b8000:00001000:3f320000 000b9000:00001000:3f310000 000ba000:00001000:3f300000 000bb000:00001000:3f2f0000 000bc000:00001000:3f2e0000 000bd000:00001000:3f2d0000 000be000:00001000:3f2c0000 000bf000:00001000:3f2b0000 +[FPCONF] T div0.s 00000 000c0000:00001000:3f2a0000 000c1000:00001000:3f290000 000c2000:00002000:3f280000 000c4000:00001000:3f270000 000c5000:00001000:3f260000 000c6000:00001000:3f250000 000c7000:00001000:3f240000 000c8000:00002000:3f230000 +[FPCONF] T div0.s 00000 000ca000:00001000:3f220000 000cb000:00001000:3f210000 000cc000:00001000:3f200000 000cd000:00002000:3f1f0000 000cf000:00001000:3f1e0000 000d0000:00001000:3f1d0000 000d1000:00002000:3f1c0000 000d3000:00001000:3f1b0000 +[FPCONF] T div0.s 00000 000d4000:00001000:3f1a0000 000d5000:00002000:3f190000 000d7000:00001000:3f180000 000d8000:00002000:3f170000 000da000:00001000:3f160000 000db000:00002000:3f150000 000dd000:00001000:3f140000 000de000:00002000:3f130000 +[FPCONF] T div0.s 00000 000e0000:00001000:3f120000 000e1000:00002000:3f110000 000e3000:00001000:3f100000 000e4000:00002000:3f0f0000 000e6000:00002000:3f0e0000 000e8000:00001000:3f0d0000 000e9000:00002000:3f0c0000 000eb000:00002000:3f0b0000 +[FPCONF] T div0.s 00000 000ed000:00001000:3f0a0000 000ee000:00002000:3f090000 000f0000:00002000:3f080000 000f2000:00002000:3f070000 000f4000:00001000:3f060000 000f5000:00002000:3f050000 000f7000:00002000:3f040000 000f9000:00002000:3f030000 +[FPCONF] T div0.s 00000 000fb000:00002000:3f020000 000fd000:00003000:3f010000 00100000:00002000:3eff0000 00102000:00002000:3efd0000 00104000:00002000:3efb0000 00106000:00002000:3ef90000 00108000:00002000:3ef70000 0010a000:00002000:3ef50000 +[FPCONF] T div0.s 00000 0010c000:00002000:3ef40000 0010e000:00002000:3ef20000 00110000:00002000:3ef00000 00112000:00002000:3eee0000 00114000:00002000:3eed0000 00116000:00002000:3eeb0000 00118000:00002000:3ee90000 0011a000:00002000:3ee80000 +[FPCONF] T div0.s 00000 0011c000:00002000:3ee60000 0011e000:00002000:3ee40000 00120000:00002000:3ee30000 00122000:00002000:3ee10000 00124000:00002000:3ee00000 00126000:00002000:3ede0000 00128000:00002000:3edd0000 0012a000:00002000:3edb0000 +[FPCONF] T div0.s 00000 0012c000:00002000:3eda0000 0012e000:00002000:3ed80000 00130000:00002000:3ed70000 00132000:00002000:3ed50000 00134000:00002000:3ed40000 00136000:00002000:3ed30000 00138000:00002000:3ed10000 0013a000:00002000:3ed00000 +[FPCONF] T div0.s 00000 0013c000:00002000:3ecf0000 0013e000:00002000:3ecd0000 00140000:00002000:3ecc0000 00142000:00002000:3ecb0000 00144000:00002000:3eca0000 00146000:00002000:3ec80000 00148000:00002000:3ec70000 0014a000:00002000:3ec60000 +[FPCONF] T div0.s 00000 0014c000:00002000:3ec50000 0014e000:00002000:3ec40000 00150000:00002000:3ec20000 00152000:00002000:3ec10000 00154000:00002000:3ec00000 00156000:00002000:3ebf0000 00158000:00002000:3ebe0000 0015a000:00002000:3ebd0000 +[FPCONF] T div0.s 00000 0015c000:00002000:3ebc0000 0015e000:00002000:3ebb0000 00160000:00002000:3eba0000 00162000:00002000:3eb90000 00164000:00002000:3eb80000 00166000:00002000:3eb70000 00168000:00002000:3eb60000 0016a000:00002000:3eb50000 +[FPCONF] T div0.s 00000 0016c000:00002000:3eb40000 0016e000:00002000:3eb30000 00170000:00002000:3eb20000 00172000:00002000:3eb10000 00174000:00002000:3eb00000 00176000:00002000:3eaf0000 00178000:00002000:3eae0000 0017a000:00002000:3ead0000 +[FPCONF] T div0.s 00000 0017c000:00002000:3eac0000 0017e000:00002000:3eab0000 00180000:00002000:3eaa0000 00182000:00002000:3ea90000 00184000:00004000:3ea80000 00188000:00002000:3ea70000 0018a000:00002000:3ea60000 0018c000:00002000:3ea50000 +[FPCONF] T div0.s 00000 0018e000:00002000:3ea40000 00190000:00004000:3ea30000 00194000:00002000:3ea20000 00196000:00002000:3ea10000 00198000:00002000:3ea00000 0019a000:00004000:3e9f0000 0019e000:00002000:3e9e0000 001a0000:00002000:3e9d0000 +[FPCONF] T div0.s 00000 001a2000:00004000:3e9c0000 001a6000:00002000:3e9b0000 001a8000:00002000:3e9a0000 001aa000:00004000:3e990000 001ae000:00002000:3e980000 001b0000:00004000:3e970000 001b4000:00002000:3e960000 001b6000:00004000:3e950000 +[FPCONF] T div0.s 00000 001ba000:00002000:3e940000 001bc000:00004000:3e930000 001c0000:00002000:3e920000 001c2000:00004000:3e910000 001c6000:00002000:3e900000 001c8000:00004000:3e8f0000 001cc000:00004000:3e8e0000 001d0000:00002000:3e8d0000 +[FPCONF] T div0.s 00000 001d2000:00004000:3e8c0000 001d6000:00004000:3e8b0000 001da000:00002000:3e8a0000 001dc000:00004000:3e890000 001e0000:00004000:3e880000 001e4000:00004000:3e870000 001e8000:00002000:3e860000 001ea000:00004000:3e850000 +[FPCONF] T div0.s 00000 001ee000:00004000:3e840000 001f2000:00004000:3e830000 001f6000:00004000:3e820000 001fa000:00006000:3e810000 00200000:00004000:3f7f0000 00204000:00004000:3f7d0000 00208000:00004000:3f7b0000 0020c000:00004000:3f790000 +[FPCONF] T div0.s 00000 00210000:00004000:3f770000 00214000:00004000:3f750000 00218000:00004000:3f740000 0021c000:00004000:3f720000 00220000:00004000:3f700000 00224000:00004000:3f6e0000 00228000:00004000:3f6d0000 0022c000:00004000:3f6b0000 +[FPCONF] T div0.s 00000 00230000:00004000:3f690000 00234000:00004000:3f680000 00238000:00004000:3f660000 0023c000:00004000:3f640000 00240000:00004000:3f630000 00244000:00004000:3f610000 00248000:00004000:3f600000 0024c000:00004000:3f5e0000 +[FPCONF] T div0.s 00000 00250000:00004000:3f5d0000 00254000:00004000:3f5b0000 00258000:00004000:3f5a0000 0025c000:00004000:3f580000 00260000:00004000:3f570000 00264000:00004000:3f550000 00268000:00004000:3f540000 0026c000:00004000:3f530000 +[FPCONF] T div0.s 00000 00270000:00004000:3f510000 00274000:00004000:3f500000 00278000:00004000:3f4f0000 0027c000:00004000:3f4d0000 00280000:00004000:3f4c0000 00284000:00004000:3f4b0000 00288000:00004000:3f4a0000 0028c000:00004000:3f480000 +[FPCONF] T div0.s 00000 00290000:00004000:3f470000 00294000:00004000:3f460000 00298000:00004000:3f450000 0029c000:00004000:3f440000 002a0000:00004000:3f420000 002a4000:00004000:3f410000 002a8000:00004000:3f400000 002ac000:00004000:3f3f0000 +[FPCONF] T div0.s 00000 002b0000:00004000:3f3e0000 002b4000:00004000:3f3d0000 002b8000:00004000:3f3c0000 002bc000:00004000:3f3b0000 002c0000:00004000:3f3a0000 002c4000:00004000:3f390000 002c8000:00004000:3f380000 002cc000:00004000:3f370000 +[FPCONF] T div0.s 00000 002d0000:00004000:3f360000 002d4000:00004000:3f350000 002d8000:00004000:3f340000 002dc000:00004000:3f330000 002e0000:00004000:3f320000 002e4000:00004000:3f310000 002e8000:00004000:3f300000 002ec000:00004000:3f2f0000 +[FPCONF] T div0.s 00000 002f0000:00004000:3f2e0000 002f4000:00004000:3f2d0000 002f8000:00004000:3f2c0000 002fc000:00004000:3f2b0000 00300000:00004000:3f2a0000 00304000:00004000:3f290000 00308000:00008000:3f280000 00310000:00004000:3f270000 +[FPCONF] T div0.s 00000 00314000:00004000:3f260000 00318000:00004000:3f250000 0031c000:00004000:3f240000 00320000:00008000:3f230000 00328000:00004000:3f220000 0032c000:00004000:3f210000 00330000:00004000:3f200000 00334000:00008000:3f1f0000 +[FPCONF] T div0.s 00000 0033c000:00004000:3f1e0000 00340000:00004000:3f1d0000 00344000:00008000:3f1c0000 0034c000:00004000:3f1b0000 00350000:00004000:3f1a0000 00354000:00008000:3f190000 0035c000:00004000:3f180000 00360000:00008000:3f170000 +[FPCONF] T div0.s 00000 00368000:00004000:3f160000 0036c000:00008000:3f150000 00374000:00004000:3f140000 00378000:00008000:3f130000 00380000:00004000:3f120000 00384000:00008000:3f110000 0038c000:00004000:3f100000 00390000:00008000:3f0f0000 +[FPCONF] T div0.s 00000 00398000:00008000:3f0e0000 003a0000:00004000:3f0d0000 003a4000:00008000:3f0c0000 003ac000:00008000:3f0b0000 003b4000:00004000:3f0a0000 003b8000:00008000:3f090000 003c0000:00008000:3f080000 003c8000:00008000:3f070000 +[FPCONF] T div0.s 00000 003d0000:00004000:3f060000 003d4000:00008000:3f050000 003dc000:00008000:3f040000 003e4000:00008000:3f030000 003ec000:00008000:3f020000 003f4000:0000c000:3f010000 00400000:00008000:3eff0000 00408000:00008000:3efd0000 +[FPCONF] T div0.s 00000 00410000:00008000:3efb0000 00418000:00008000:3ef90000 00420000:00008000:3ef70000 00428000:00008000:3ef50000 00430000:00008000:3ef40000 00438000:00008000:3ef20000 00440000:00008000:3ef00000 00448000:00008000:3eee0000 +[FPCONF] T div0.s 00000 00450000:00008000:3eed0000 00458000:00008000:3eeb0000 00460000:00008000:3ee90000 00468000:00008000:3ee80000 00470000:00008000:3ee60000 00478000:00008000:3ee40000 00480000:00008000:3ee30000 00488000:00008000:3ee10000 +[FPCONF] T div0.s 00000 00490000:00008000:3ee00000 00498000:00008000:3ede0000 004a0000:00008000:3edd0000 004a8000:00008000:3edb0000 004b0000:00008000:3eda0000 004b8000:00008000:3ed80000 004c0000:00008000:3ed70000 004c8000:00008000:3ed50000 +[FPCONF] T div0.s 00000 004d0000:00008000:3ed40000 004d8000:00008000:3ed30000 004e0000:00008000:3ed10000 004e8000:00008000:3ed00000 004f0000:00008000:3ecf0000 004f8000:00008000:3ecd0000 00500000:00008000:3ecc0000 00508000:00008000:3ecb0000 +[FPCONF] T div0.s 00000 00510000:00008000:3eca0000 00518000:00008000:3ec80000 00520000:00008000:3ec70000 00528000:00008000:3ec60000 00530000:00008000:3ec50000 00538000:00008000:3ec40000 00540000:00008000:3ec20000 00548000:00008000:3ec10000 +[FPCONF] T div0.s 00000 00550000:00008000:3ec00000 00558000:00008000:3ebf0000 00560000:00008000:3ebe0000 00568000:00008000:3ebd0000 00570000:00008000:3ebc0000 00578000:00008000:3ebb0000 00580000:00008000:3eba0000 00588000:00008000:3eb90000 +[FPCONF] T div0.s 00000 00590000:00008000:3eb80000 00598000:00008000:3eb70000 005a0000:00008000:3eb60000 005a8000:00008000:3eb50000 005b0000:00008000:3eb40000 005b8000:00008000:3eb30000 005c0000:00008000:3eb20000 005c8000:00008000:3eb10000 +[FPCONF] T div0.s 00000 005d0000:00008000:3eb00000 005d8000:00008000:3eaf0000 005e0000:00008000:3eae0000 005e8000:00008000:3ead0000 005f0000:00008000:3eac0000 005f8000:00008000:3eab0000 00600000:00008000:3eaa0000 00608000:00008000:3ea90000 +[FPCONF] T div0.s 00000 00610000:00010000:3ea80000 00620000:00008000:3ea70000 00628000:00008000:3ea60000 00630000:00008000:3ea50000 00638000:00008000:3ea40000 00640000:00010000:3ea30000 00650000:00008000:3ea20000 00658000:00008000:3ea10000 +[FPCONF] T div0.s 00000 00660000:00008000:3ea00000 00668000:00010000:3e9f0000 00678000:00008000:3e9e0000 00680000:00008000:3e9d0000 00688000:00010000:3e9c0000 00698000:00008000:3e9b0000 006a0000:00008000:3e9a0000 006a8000:00010000:3e990000 +[FPCONF] T div0.s 00000 006b8000:00008000:3e980000 006c0000:00010000:3e970000 006d0000:00008000:3e960000 006d8000:00010000:3e950000 006e8000:00008000:3e940000 006f0000:00010000:3e930000 00700000:00008000:3e920000 00708000:00010000:3e910000 +[FPCONF] T div0.s 00000 00718000:00008000:3e900000 00720000:00010000:3e8f0000 00730000:00010000:3e8e0000 00740000:00008000:3e8d0000 00748000:00010000:3e8c0000 00758000:00010000:3e8b0000 00768000:00008000:3e8a0000 00770000:00010000:3e890000 +[FPCONF] T div0.s 00000 00780000:00010000:3e880000 00790000:00010000:3e870000 007a0000:00008000:3e860000 007a8000:00010000:3e850000 007b8000:00010000:3e840000 007c8000:00010000:3e830000 007d8000:00010000:3e820000 007e8000:00018000:3e810000 +[FPCONF] END table=div0.s exp=0 sign=0 runs=1824 aborted=0 +[FPCONF] TABLE op=div0.s exp=1 sign=0 significand-bits=23 +[FPCONF] T div0.s 00001 00000000:00010000:3f7f0000 00010000:00010000:3f7d0000 00020000:00010000:3f7b0000 00030000:00010000:3f790000 00040000:00010000:3f770000 00050000:00010000:3f750000 00060000:00010000:3f740000 00070000:00010000:3f720000 +[FPCONF] T div0.s 00001 00080000:00010000:3f700000 00090000:00010000:3f6e0000 000a0000:00010000:3f6d0000 000b0000:00010000:3f6b0000 000c0000:00010000:3f690000 000d0000:00010000:3f680000 000e0000:00010000:3f660000 000f0000:00010000:3f640000 +[FPCONF] T div0.s 00001 00100000:00010000:3f630000 00110000:00010000:3f610000 00120000:00010000:3f600000 00130000:00010000:3f5e0000 00140000:00010000:3f5d0000 00150000:00010000:3f5b0000 00160000:00010000:3f5a0000 00170000:00010000:3f580000 +[FPCONF] T div0.s 00001 00180000:00010000:3f570000 00190000:00010000:3f550000 001a0000:00010000:3f540000 001b0000:00010000:3f530000 001c0000:00010000:3f510000 001d0000:00010000:3f500000 001e0000:00010000:3f4f0000 001f0000:00010000:3f4d0000 +[FPCONF] T div0.s 00001 00200000:00010000:3f4c0000 00210000:00010000:3f4b0000 00220000:00010000:3f4a0000 00230000:00010000:3f480000 00240000:00010000:3f470000 00250000:00010000:3f460000 00260000:00010000:3f450000 00270000:00010000:3f440000 +[FPCONF] T div0.s 00001 00280000:00010000:3f420000 00290000:00010000:3f410000 002a0000:00010000:3f400000 002b0000:00010000:3f3f0000 002c0000:00010000:3f3e0000 002d0000:00010000:3f3d0000 002e0000:00010000:3f3c0000 002f0000:00010000:3f3b0000 +[FPCONF] T div0.s 00001 00300000:00010000:3f3a0000 00310000:00010000:3f390000 00320000:00010000:3f380000 00330000:00010000:3f370000 00340000:00010000:3f360000 00350000:00010000:3f350000 00360000:00010000:3f340000 00370000:00010000:3f330000 +[FPCONF] T div0.s 00001 00380000:00010000:3f320000 00390000:00010000:3f310000 003a0000:00010000:3f300000 003b0000:00010000:3f2f0000 003c0000:00010000:3f2e0000 003d0000:00010000:3f2d0000 003e0000:00010000:3f2c0000 003f0000:00010000:3f2b0000 +[FPCONF] T div0.s 00001 00400000:00010000:3f2a0000 00410000:00010000:3f290000 00420000:00020000:3f280000 00440000:00010000:3f270000 00450000:00010000:3f260000 00460000:00010000:3f250000 00470000:00010000:3f240000 00480000:00020000:3f230000 +[FPCONF] T div0.s 00001 004a0000:00010000:3f220000 004b0000:00010000:3f210000 004c0000:00010000:3f200000 004d0000:00020000:3f1f0000 004f0000:00010000:3f1e0000 00500000:00010000:3f1d0000 00510000:00020000:3f1c0000 00530000:00010000:3f1b0000 +[FPCONF] T div0.s 00001 00540000:00010000:3f1a0000 00550000:00020000:3f190000 00570000:00010000:3f180000 00580000:00020000:3f170000 005a0000:00010000:3f160000 005b0000:00020000:3f150000 005d0000:00010000:3f140000 005e0000:00020000:3f130000 +[FPCONF] T div0.s 00001 00600000:00010000:3f120000 00610000:00020000:3f110000 00630000:00010000:3f100000 00640000:00020000:3f0f0000 00660000:00020000:3f0e0000 00680000:00010000:3f0d0000 00690000:00020000:3f0c0000 006b0000:00020000:3f0b0000 +[FPCONF] T div0.s 00001 006d0000:00010000:3f0a0000 006e0000:00020000:3f090000 00700000:00020000:3f080000 00720000:00020000:3f070000 00740000:00010000:3f060000 00750000:00020000:3f050000 00770000:00020000:3f040000 00790000:00020000:3f030000 +[FPCONF] T div0.s 00001 007b0000:00020000:3f020000 007d0000:00030000:3f010000 +[FPCONF] END table=div0.s exp=1 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=div0.s exp=2 sign=0 significand-bits=23 +[FPCONF] T div0.s 00002 00000000:00010000:3eff0000 00010000:00010000:3efd0000 00020000:00010000:3efb0000 00030000:00010000:3ef90000 00040000:00010000:3ef70000 00050000:00010000:3ef50000 00060000:00010000:3ef40000 00070000:00010000:3ef20000 +[FPCONF] T div0.s 00002 00080000:00010000:3ef00000 00090000:00010000:3eee0000 000a0000:00010000:3eed0000 000b0000:00010000:3eeb0000 000c0000:00010000:3ee90000 000d0000:00010000:3ee80000 000e0000:00010000:3ee60000 000f0000:00010000:3ee40000 +[FPCONF] T div0.s 00002 00100000:00010000:3ee30000 00110000:00010000:3ee10000 00120000:00010000:3ee00000 00130000:00010000:3ede0000 00140000:00010000:3edd0000 00150000:00010000:3edb0000 00160000:00010000:3eda0000 00170000:00010000:3ed80000 +[FPCONF] T div0.s 00002 00180000:00010000:3ed70000 00190000:00010000:3ed50000 001a0000:00010000:3ed40000 001b0000:00010000:3ed30000 001c0000:00010000:3ed10000 001d0000:00010000:3ed00000 001e0000:00010000:3ecf0000 001f0000:00010000:3ecd0000 +[FPCONF] T div0.s 00002 00200000:00010000:3ecc0000 00210000:00010000:3ecb0000 00220000:00010000:3eca0000 00230000:00010000:3ec80000 00240000:00010000:3ec70000 00250000:00010000:3ec60000 00260000:00010000:3ec50000 00270000:00010000:3ec40000 +[FPCONF] T div0.s 00002 00280000:00010000:3ec20000 00290000:00010000:3ec10000 002a0000:00010000:3ec00000 002b0000:00010000:3ebf0000 002c0000:00010000:3ebe0000 002d0000:00010000:3ebd0000 002e0000:00010000:3ebc0000 002f0000:00010000:3ebb0000 +[FPCONF] T div0.s 00002 00300000:00010000:3eba0000 00310000:00010000:3eb90000 00320000:00010000:3eb80000 00330000:00010000:3eb70000 00340000:00010000:3eb60000 00350000:00010000:3eb50000 00360000:00010000:3eb40000 00370000:00010000:3eb30000 +[FPCONF] T div0.s 00002 00380000:00010000:3eb20000 00390000:00010000:3eb10000 003a0000:00010000:3eb00000 003b0000:00010000:3eaf0000 003c0000:00010000:3eae0000 003d0000:00010000:3ead0000 003e0000:00010000:3eac0000 003f0000:00010000:3eab0000 +[FPCONF] T div0.s 00002 00400000:00010000:3eaa0000 00410000:00010000:3ea90000 00420000:00020000:3ea80000 00440000:00010000:3ea70000 00450000:00010000:3ea60000 00460000:00010000:3ea50000 00470000:00010000:3ea40000 00480000:00020000:3ea30000 +[FPCONF] T div0.s 00002 004a0000:00010000:3ea20000 004b0000:00010000:3ea10000 004c0000:00010000:3ea00000 004d0000:00020000:3e9f0000 004f0000:00010000:3e9e0000 00500000:00010000:3e9d0000 00510000:00020000:3e9c0000 00530000:00010000:3e9b0000 +[FPCONF] T div0.s 00002 00540000:00010000:3e9a0000 00550000:00020000:3e990000 00570000:00010000:3e980000 00580000:00020000:3e970000 005a0000:00010000:3e960000 005b0000:00020000:3e950000 005d0000:00010000:3e940000 005e0000:00020000:3e930000 +[FPCONF] T div0.s 00002 00600000:00010000:3e920000 00610000:00020000:3e910000 00630000:00010000:3e900000 00640000:00020000:3e8f0000 00660000:00020000:3e8e0000 00680000:00010000:3e8d0000 00690000:00020000:3e8c0000 006b0000:00020000:3e8b0000 +[FPCONF] T div0.s 00002 006d0000:00010000:3e8a0000 006e0000:00020000:3e890000 00700000:00020000:3e880000 00720000:00020000:3e870000 00740000:00010000:3e860000 00750000:00020000:3e850000 00770000:00020000:3e840000 00790000:00020000:3e830000 +[FPCONF] T div0.s 00002 007b0000:00020000:3e820000 007d0000:00030000:3e810000 +[FPCONF] END table=div0.s exp=2 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=div0.s exp=60 sign=0 significand-bits=23 +[FPCONF] T div0.s 00060 00000000:00010000:3eff0000 00010000:00010000:3efd0000 00020000:00010000:3efb0000 00030000:00010000:3ef90000 00040000:00010000:3ef70000 00050000:00010000:3ef50000 00060000:00010000:3ef40000 00070000:00010000:3ef20000 +[FPCONF] T div0.s 00060 00080000:00010000:3ef00000 00090000:00010000:3eee0000 000a0000:00010000:3eed0000 000b0000:00010000:3eeb0000 000c0000:00010000:3ee90000 000d0000:00010000:3ee80000 000e0000:00010000:3ee60000 000f0000:00010000:3ee40000 +[FPCONF] T div0.s 00060 00100000:00010000:3ee30000 00110000:00010000:3ee10000 00120000:00010000:3ee00000 00130000:00010000:3ede0000 00140000:00010000:3edd0000 00150000:00010000:3edb0000 00160000:00010000:3eda0000 00170000:00010000:3ed80000 +[FPCONF] T div0.s 00060 00180000:00010000:3ed70000 00190000:00010000:3ed50000 001a0000:00010000:3ed40000 001b0000:00010000:3ed30000 001c0000:00010000:3ed10000 001d0000:00010000:3ed00000 001e0000:00010000:3ecf0000 001f0000:00010000:3ecd0000 +[FPCONF] T div0.s 00060 00200000:00010000:3ecc0000 00210000:00010000:3ecb0000 00220000:00010000:3eca0000 00230000:00010000:3ec80000 00240000:00010000:3ec70000 00250000:00010000:3ec60000 00260000:00010000:3ec50000 00270000:00010000:3ec40000 +[FPCONF] T div0.s 00060 00280000:00010000:3ec20000 00290000:00010000:3ec10000 002a0000:00010000:3ec00000 002b0000:00010000:3ebf0000 002c0000:00010000:3ebe0000 002d0000:00010000:3ebd0000 002e0000:00010000:3ebc0000 002f0000:00010000:3ebb0000 +[FPCONF] T div0.s 00060 00300000:00010000:3eba0000 00310000:00010000:3eb90000 00320000:00010000:3eb80000 00330000:00010000:3eb70000 00340000:00010000:3eb60000 00350000:00010000:3eb50000 00360000:00010000:3eb40000 00370000:00010000:3eb30000 +[FPCONF] T div0.s 00060 00380000:00010000:3eb20000 00390000:00010000:3eb10000 003a0000:00010000:3eb00000 003b0000:00010000:3eaf0000 003c0000:00010000:3eae0000 003d0000:00010000:3ead0000 003e0000:00010000:3eac0000 003f0000:00010000:3eab0000 +[FPCONF] T div0.s 00060 00400000:00010000:3eaa0000 00410000:00010000:3ea90000 00420000:00020000:3ea80000 00440000:00010000:3ea70000 00450000:00010000:3ea60000 00460000:00010000:3ea50000 00470000:00010000:3ea40000 00480000:00020000:3ea30000 +[FPCONF] T div0.s 00060 004a0000:00010000:3ea20000 004b0000:00010000:3ea10000 004c0000:00010000:3ea00000 004d0000:00020000:3e9f0000 004f0000:00010000:3e9e0000 00500000:00010000:3e9d0000 00510000:00020000:3e9c0000 00530000:00010000:3e9b0000 +[FPCONF] T div0.s 00060 00540000:00010000:3e9a0000 00550000:00020000:3e990000 00570000:00010000:3e980000 00580000:00020000:3e970000 005a0000:00010000:3e960000 005b0000:00020000:3e950000 005d0000:00010000:3e940000 005e0000:00020000:3e930000 +[FPCONF] T div0.s 00060 00600000:00010000:3e920000 00610000:00020000:3e910000 00630000:00010000:3e900000 00640000:00020000:3e8f0000 00660000:00020000:3e8e0000 00680000:00010000:3e8d0000 00690000:00020000:3e8c0000 006b0000:00020000:3e8b0000 +[FPCONF] T div0.s 00060 006d0000:00010000:3e8a0000 006e0000:00020000:3e890000 00700000:00020000:3e880000 00720000:00020000:3e870000 00740000:00010000:3e860000 00750000:00020000:3e850000 00770000:00020000:3e840000 00790000:00020000:3e830000 +[FPCONF] T div0.s 00060 007b0000:00020000:3e820000 007d0000:00030000:3e810000 +[FPCONF] END table=div0.s exp=60 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=div0.s exp=126 sign=0 significand-bits=23 +[FPCONF] T div0.s 00126 00000000:00010000:3eff0000 00010000:00010000:3efd0000 00020000:00010000:3efb0000 00030000:00010000:3ef90000 00040000:00010000:3ef70000 00050000:00010000:3ef50000 00060000:00010000:3ef40000 00070000:00010000:3ef20000 +[FPCONF] T div0.s 00126 00080000:00010000:3ef00000 00090000:00010000:3eee0000 000a0000:00010000:3eed0000 000b0000:00010000:3eeb0000 000c0000:00010000:3ee90000 000d0000:00010000:3ee80000 000e0000:00010000:3ee60000 000f0000:00010000:3ee40000 +[FPCONF] T div0.s 00126 00100000:00010000:3ee30000 00110000:00010000:3ee10000 00120000:00010000:3ee00000 00130000:00010000:3ede0000 00140000:00010000:3edd0000 00150000:00010000:3edb0000 00160000:00010000:3eda0000 00170000:00010000:3ed80000 +[FPCONF] T div0.s 00126 00180000:00010000:3ed70000 00190000:00010000:3ed50000 001a0000:00010000:3ed40000 001b0000:00010000:3ed30000 001c0000:00010000:3ed10000 001d0000:00010000:3ed00000 001e0000:00010000:3ecf0000 001f0000:00010000:3ecd0000 +[FPCONF] T div0.s 00126 00200000:00010000:3ecc0000 00210000:00010000:3ecb0000 00220000:00010000:3eca0000 00230000:00010000:3ec80000 00240000:00010000:3ec70000 00250000:00010000:3ec60000 00260000:00010000:3ec50000 00270000:00010000:3ec40000 +[FPCONF] T div0.s 00126 00280000:00010000:3ec20000 00290000:00010000:3ec10000 002a0000:00010000:3ec00000 002b0000:00010000:3ebf0000 002c0000:00010000:3ebe0000 002d0000:00010000:3ebd0000 002e0000:00010000:3ebc0000 002f0000:00010000:3ebb0000 +[FPCONF] T div0.s 00126 00300000:00010000:3eba0000 00310000:00010000:3eb90000 00320000:00010000:3eb80000 00330000:00010000:3eb70000 00340000:00010000:3eb60000 00350000:00010000:3eb50000 00360000:00010000:3eb40000 00370000:00010000:3eb30000 +[FPCONF] T div0.s 00126 00380000:00010000:3eb20000 00390000:00010000:3eb10000 003a0000:00010000:3eb00000 003b0000:00010000:3eaf0000 003c0000:00010000:3eae0000 003d0000:00010000:3ead0000 003e0000:00010000:3eac0000 003f0000:00010000:3eab0000 +[FPCONF] T div0.s 00126 00400000:00010000:3eaa0000 00410000:00010000:3ea90000 00420000:00020000:3ea80000 00440000:00010000:3ea70000 00450000:00010000:3ea60000 00460000:00010000:3ea50000 00470000:00010000:3ea40000 00480000:00020000:3ea30000 +[FPCONF] T div0.s 00126 004a0000:00010000:3ea20000 004b0000:00010000:3ea10000 004c0000:00010000:3ea00000 004d0000:00020000:3e9f0000 004f0000:00010000:3e9e0000 00500000:00010000:3e9d0000 00510000:00020000:3e9c0000 00530000:00010000:3e9b0000 +[FPCONF] T div0.s 00126 00540000:00010000:3e9a0000 00550000:00020000:3e990000 00570000:00010000:3e980000 00580000:00020000:3e970000 005a0000:00010000:3e960000 005b0000:00020000:3e950000 005d0000:00010000:3e940000 005e0000:00020000:3e930000 +[FPCONF] T div0.s 00126 00600000:00010000:3e920000 00610000:00020000:3e910000 00630000:00010000:3e900000 00640000:00020000:3e8f0000 00660000:00020000:3e8e0000 00680000:00010000:3e8d0000 00690000:00020000:3e8c0000 006b0000:00020000:3e8b0000 +[FPCONF] T div0.s 00126 006d0000:00010000:3e8a0000 006e0000:00020000:3e890000 00700000:00020000:3e880000 00720000:00020000:3e870000 00740000:00010000:3e860000 00750000:00020000:3e850000 00770000:00020000:3e840000 00790000:00020000:3e830000 +[FPCONF] T div0.s 00126 007b0000:00020000:3e820000 007d0000:00030000:3e810000 +[FPCONF] END table=div0.s exp=126 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=div0.s exp=127 sign=0 significand-bits=23 +[FPCONF] T div0.s 00127 00000000:00010000:3f7f0000 00010000:00010000:3f7d0000 00020000:00010000:3f7b0000 00030000:00010000:3f790000 00040000:00010000:3f770000 00050000:00010000:3f750000 00060000:00010000:3f740000 00070000:00010000:3f720000 +[FPCONF] T div0.s 00127 00080000:00010000:3f700000 00090000:00010000:3f6e0000 000a0000:00010000:3f6d0000 000b0000:00010000:3f6b0000 000c0000:00010000:3f690000 000d0000:00010000:3f680000 000e0000:00010000:3f660000 000f0000:00010000:3f640000 +[FPCONF] T div0.s 00127 00100000:00010000:3f630000 00110000:00010000:3f610000 00120000:00010000:3f600000 00130000:00010000:3f5e0000 00140000:00010000:3f5d0000 00150000:00010000:3f5b0000 00160000:00010000:3f5a0000 00170000:00010000:3f580000 +[FPCONF] T div0.s 00127 00180000:00010000:3f570000 00190000:00010000:3f550000 001a0000:00010000:3f540000 001b0000:00010000:3f530000 001c0000:00010000:3f510000 001d0000:00010000:3f500000 001e0000:00010000:3f4f0000 001f0000:00010000:3f4d0000 +[FPCONF] T div0.s 00127 00200000:00010000:3f4c0000 00210000:00010000:3f4b0000 00220000:00010000:3f4a0000 00230000:00010000:3f480000 00240000:00010000:3f470000 00250000:00010000:3f460000 00260000:00010000:3f450000 00270000:00010000:3f440000 +[FPCONF] T div0.s 00127 00280000:00010000:3f420000 00290000:00010000:3f410000 002a0000:00010000:3f400000 002b0000:00010000:3f3f0000 002c0000:00010000:3f3e0000 002d0000:00010000:3f3d0000 002e0000:00010000:3f3c0000 002f0000:00010000:3f3b0000 +[FPCONF] T div0.s 00127 00300000:00010000:3f3a0000 00310000:00010000:3f390000 00320000:00010000:3f380000 00330000:00010000:3f370000 00340000:00010000:3f360000 00350000:00010000:3f350000 00360000:00010000:3f340000 00370000:00010000:3f330000 +[FPCONF] T div0.s 00127 00380000:00010000:3f320000 00390000:00010000:3f310000 003a0000:00010000:3f300000 003b0000:00010000:3f2f0000 003c0000:00010000:3f2e0000 003d0000:00010000:3f2d0000 003e0000:00010000:3f2c0000 003f0000:00010000:3f2b0000 +[FPCONF] T div0.s 00127 00400000:00010000:3f2a0000 00410000:00010000:3f290000 00420000:00020000:3f280000 00440000:00010000:3f270000 00450000:00010000:3f260000 00460000:00010000:3f250000 00470000:00010000:3f240000 00480000:00020000:3f230000 +[FPCONF] T div0.s 00127 004a0000:00010000:3f220000 004b0000:00010000:3f210000 004c0000:00010000:3f200000 004d0000:00020000:3f1f0000 004f0000:00010000:3f1e0000 00500000:00010000:3f1d0000 00510000:00020000:3f1c0000 00530000:00010000:3f1b0000 +[FPCONF] T div0.s 00127 00540000:00010000:3f1a0000 00550000:00020000:3f190000 00570000:00010000:3f180000 00580000:00020000:3f170000 005a0000:00010000:3f160000 005b0000:00020000:3f150000 005d0000:00010000:3f140000 005e0000:00020000:3f130000 +[FPCONF] T div0.s 00127 00600000:00010000:3f120000 00610000:00020000:3f110000 00630000:00010000:3f100000 00640000:00020000:3f0f0000 00660000:00020000:3f0e0000 00680000:00010000:3f0d0000 00690000:00020000:3f0c0000 006b0000:00020000:3f0b0000 +[FPCONF] T div0.s 00127 006d0000:00010000:3f0a0000 006e0000:00020000:3f090000 00700000:00020000:3f080000 00720000:00020000:3f070000 00740000:00010000:3f060000 00750000:00020000:3f050000 00770000:00020000:3f040000 00790000:00020000:3f030000 +[FPCONF] T div0.s 00127 007b0000:00020000:3f020000 007d0000:00030000:3f010000 +[FPCONF] END table=div0.s exp=127 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=div0.s exp=128 sign=0 significand-bits=23 +[FPCONF] T div0.s 00128 00000000:00010000:3eff0000 00010000:00010000:3efd0000 00020000:00010000:3efb0000 00030000:00010000:3ef90000 00040000:00010000:3ef70000 00050000:00010000:3ef50000 00060000:00010000:3ef40000 00070000:00010000:3ef20000 +[FPCONF] T div0.s 00128 00080000:00010000:3ef00000 00090000:00010000:3eee0000 000a0000:00010000:3eed0000 000b0000:00010000:3eeb0000 000c0000:00010000:3ee90000 000d0000:00010000:3ee80000 000e0000:00010000:3ee60000 000f0000:00010000:3ee40000 +[FPCONF] T div0.s 00128 00100000:00010000:3ee30000 00110000:00010000:3ee10000 00120000:00010000:3ee00000 00130000:00010000:3ede0000 00140000:00010000:3edd0000 00150000:00010000:3edb0000 00160000:00010000:3eda0000 00170000:00010000:3ed80000 +[FPCONF] T div0.s 00128 00180000:00010000:3ed70000 00190000:00010000:3ed50000 001a0000:00010000:3ed40000 001b0000:00010000:3ed30000 001c0000:00010000:3ed10000 001d0000:00010000:3ed00000 001e0000:00010000:3ecf0000 001f0000:00010000:3ecd0000 +[FPCONF] T div0.s 00128 00200000:00010000:3ecc0000 00210000:00010000:3ecb0000 00220000:00010000:3eca0000 00230000:00010000:3ec80000 00240000:00010000:3ec70000 00250000:00010000:3ec60000 00260000:00010000:3ec50000 00270000:00010000:3ec40000 +[FPCONF] T div0.s 00128 00280000:00010000:3ec20000 00290000:00010000:3ec10000 002a0000:00010000:3ec00000 002b0000:00010000:3ebf0000 002c0000:00010000:3ebe0000 002d0000:00010000:3ebd0000 002e0000:00010000:3ebc0000 002f0000:00010000:3ebb0000 +[FPCONF] T div0.s 00128 00300000:00010000:3eba0000 00310000:00010000:3eb90000 00320000:00010000:3eb80000 00330000:00010000:3eb70000 00340000:00010000:3eb60000 00350000:00010000:3eb50000 00360000:00010000:3eb40000 00370000:00010000:3eb30000 +[FPCONF] T div0.s 00128 00380000:00010000:3eb20000 00390000:00010000:3eb10000 003a0000:00010000:3eb00000 003b0000:00010000:3eaf0000 003c0000:00010000:3eae0000 003d0000:00010000:3ead0000 003e0000:00010000:3eac0000 003f0000:00010000:3eab0000 +[FPCONF] T div0.s 00128 00400000:00010000:3eaa0000 00410000:00010000:3ea90000 00420000:00020000:3ea80000 00440000:00010000:3ea70000 00450000:00010000:3ea60000 00460000:00010000:3ea50000 00470000:00010000:3ea40000 00480000:00020000:3ea30000 +[FPCONF] T div0.s 00128 004a0000:00010000:3ea20000 004b0000:00010000:3ea10000 004c0000:00010000:3ea00000 004d0000:00020000:3e9f0000 004f0000:00010000:3e9e0000 00500000:00010000:3e9d0000 00510000:00020000:3e9c0000 00530000:00010000:3e9b0000 +[FPCONF] T div0.s 00128 00540000:00010000:3e9a0000 00550000:00020000:3e990000 00570000:00010000:3e980000 00580000:00020000:3e970000 005a0000:00010000:3e960000 005b0000:00020000:3e950000 005d0000:00010000:3e940000 005e0000:00020000:3e930000 +[FPCONF] T div0.s 00128 00600000:00010000:3e920000 00610000:00020000:3e910000 00630000:00010000:3e900000 00640000:00020000:3e8f0000 00660000:00020000:3e8e0000 00680000:00010000:3e8d0000 00690000:00020000:3e8c0000 006b0000:00020000:3e8b0000 +[FPCONF] T div0.s 00128 006d0000:00010000:3e8a0000 006e0000:00020000:3e890000 00700000:00020000:3e880000 00720000:00020000:3e870000 00740000:00010000:3e860000 00750000:00020000:3e850000 00770000:00020000:3e840000 00790000:00020000:3e830000 +[FPCONF] T div0.s 00128 007b0000:00020000:3e820000 007d0000:00030000:3e810000 +[FPCONF] END table=div0.s exp=128 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=div0.s exp=129 sign=0 significand-bits=23 +[FPCONF] T div0.s 00129 00000000:00010000:3f7f0000 00010000:00010000:3f7d0000 00020000:00010000:3f7b0000 00030000:00010000:3f790000 00040000:00010000:3f770000 00050000:00010000:3f750000 00060000:00010000:3f740000 00070000:00010000:3f720000 +[FPCONF] T div0.s 00129 00080000:00010000:3f700000 00090000:00010000:3f6e0000 000a0000:00010000:3f6d0000 000b0000:00010000:3f6b0000 000c0000:00010000:3f690000 000d0000:00010000:3f680000 000e0000:00010000:3f660000 000f0000:00010000:3f640000 +[FPCONF] T div0.s 00129 00100000:00010000:3f630000 00110000:00010000:3f610000 00120000:00010000:3f600000 00130000:00010000:3f5e0000 00140000:00010000:3f5d0000 00150000:00010000:3f5b0000 00160000:00010000:3f5a0000 00170000:00010000:3f580000 +[FPCONF] T div0.s 00129 00180000:00010000:3f570000 00190000:00010000:3f550000 001a0000:00010000:3f540000 001b0000:00010000:3f530000 001c0000:00010000:3f510000 001d0000:00010000:3f500000 001e0000:00010000:3f4f0000 001f0000:00010000:3f4d0000 +[FPCONF] T div0.s 00129 00200000:00010000:3f4c0000 00210000:00010000:3f4b0000 00220000:00010000:3f4a0000 00230000:00010000:3f480000 00240000:00010000:3f470000 00250000:00010000:3f460000 00260000:00010000:3f450000 00270000:00010000:3f440000 +[FPCONF] T div0.s 00129 00280000:00010000:3f420000 00290000:00010000:3f410000 002a0000:00010000:3f400000 002b0000:00010000:3f3f0000 002c0000:00010000:3f3e0000 002d0000:00010000:3f3d0000 002e0000:00010000:3f3c0000 002f0000:00010000:3f3b0000 +[FPCONF] T div0.s 00129 00300000:00010000:3f3a0000 00310000:00010000:3f390000 00320000:00010000:3f380000 00330000:00010000:3f370000 00340000:00010000:3f360000 00350000:00010000:3f350000 00360000:00010000:3f340000 00370000:00010000:3f330000 +[FPCONF] T div0.s 00129 00380000:00010000:3f320000 00390000:00010000:3f310000 003a0000:00010000:3f300000 003b0000:00010000:3f2f0000 003c0000:00010000:3f2e0000 003d0000:00010000:3f2d0000 003e0000:00010000:3f2c0000 003f0000:00010000:3f2b0000 +[FPCONF] T div0.s 00129 00400000:00010000:3f2a0000 00410000:00010000:3f290000 00420000:00020000:3f280000 00440000:00010000:3f270000 00450000:00010000:3f260000 00460000:00010000:3f250000 00470000:00010000:3f240000 00480000:00020000:3f230000 +[FPCONF] T div0.s 00129 004a0000:00010000:3f220000 004b0000:00010000:3f210000 004c0000:00010000:3f200000 004d0000:00020000:3f1f0000 004f0000:00010000:3f1e0000 00500000:00010000:3f1d0000 00510000:00020000:3f1c0000 00530000:00010000:3f1b0000 +[FPCONF] T div0.s 00129 00540000:00010000:3f1a0000 00550000:00020000:3f190000 00570000:00010000:3f180000 00580000:00020000:3f170000 005a0000:00010000:3f160000 005b0000:00020000:3f150000 005d0000:00010000:3f140000 005e0000:00020000:3f130000 +[FPCONF] T div0.s 00129 00600000:00010000:3f120000 00610000:00020000:3f110000 00630000:00010000:3f100000 00640000:00020000:3f0f0000 00660000:00020000:3f0e0000 00680000:00010000:3f0d0000 00690000:00020000:3f0c0000 006b0000:00020000:3f0b0000 +[FPCONF] T div0.s 00129 006d0000:00010000:3f0a0000 006e0000:00020000:3f090000 00700000:00020000:3f080000 00720000:00020000:3f070000 00740000:00010000:3f060000 00750000:00020000:3f050000 00770000:00020000:3f040000 00790000:00020000:3f030000 +[FPCONF] T div0.s 00129 007b0000:00020000:3f020000 007d0000:00030000:3f010000 +[FPCONF] END table=div0.s exp=129 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=div0.s exp=200 sign=0 significand-bits=23 +[FPCONF] T div0.s 00200 00000000:00010000:3eff0000 00010000:00010000:3efd0000 00020000:00010000:3efb0000 00030000:00010000:3ef90000 00040000:00010000:3ef70000 00050000:00010000:3ef50000 00060000:00010000:3ef40000 00070000:00010000:3ef20000 +[FPCONF] T div0.s 00200 00080000:00010000:3ef00000 00090000:00010000:3eee0000 000a0000:00010000:3eed0000 000b0000:00010000:3eeb0000 000c0000:00010000:3ee90000 000d0000:00010000:3ee80000 000e0000:00010000:3ee60000 000f0000:00010000:3ee40000 +[FPCONF] T div0.s 00200 00100000:00010000:3ee30000 00110000:00010000:3ee10000 00120000:00010000:3ee00000 00130000:00010000:3ede0000 00140000:00010000:3edd0000 00150000:00010000:3edb0000 00160000:00010000:3eda0000 00170000:00010000:3ed80000 +[FPCONF] T div0.s 00200 00180000:00010000:3ed70000 00190000:00010000:3ed50000 001a0000:00010000:3ed40000 001b0000:00010000:3ed30000 001c0000:00010000:3ed10000 001d0000:00010000:3ed00000 001e0000:00010000:3ecf0000 001f0000:00010000:3ecd0000 +[FPCONF] T div0.s 00200 00200000:00010000:3ecc0000 00210000:00010000:3ecb0000 00220000:00010000:3eca0000 00230000:00010000:3ec80000 00240000:00010000:3ec70000 00250000:00010000:3ec60000 00260000:00010000:3ec50000 00270000:00010000:3ec40000 +[FPCONF] T div0.s 00200 00280000:00010000:3ec20000 00290000:00010000:3ec10000 002a0000:00010000:3ec00000 002b0000:00010000:3ebf0000 002c0000:00010000:3ebe0000 002d0000:00010000:3ebd0000 002e0000:00010000:3ebc0000 002f0000:00010000:3ebb0000 +[FPCONF] T div0.s 00200 00300000:00010000:3eba0000 00310000:00010000:3eb90000 00320000:00010000:3eb80000 00330000:00010000:3eb70000 00340000:00010000:3eb60000 00350000:00010000:3eb50000 00360000:00010000:3eb40000 00370000:00010000:3eb30000 +[FPCONF] T div0.s 00200 00380000:00010000:3eb20000 00390000:00010000:3eb10000 003a0000:00010000:3eb00000 003b0000:00010000:3eaf0000 003c0000:00010000:3eae0000 003d0000:00010000:3ead0000 003e0000:00010000:3eac0000 003f0000:00010000:3eab0000 +[FPCONF] T div0.s 00200 00400000:00010000:3eaa0000 00410000:00010000:3ea90000 00420000:00020000:3ea80000 00440000:00010000:3ea70000 00450000:00010000:3ea60000 00460000:00010000:3ea50000 00470000:00010000:3ea40000 00480000:00020000:3ea30000 +[FPCONF] T div0.s 00200 004a0000:00010000:3ea20000 004b0000:00010000:3ea10000 004c0000:00010000:3ea00000 004d0000:00020000:3e9f0000 004f0000:00010000:3e9e0000 00500000:00010000:3e9d0000 00510000:00020000:3e9c0000 00530000:00010000:3e9b0000 +[FPCONF] T div0.s 00200 00540000:00010000:3e9a0000 00550000:00020000:3e990000 00570000:00010000:3e980000 00580000:00020000:3e970000 005a0000:00010000:3e960000 005b0000:00020000:3e950000 005d0000:00010000:3e940000 005e0000:00020000:3e930000 +[FPCONF] T div0.s 00200 00600000:00010000:3e920000 00610000:00020000:3e910000 00630000:00010000:3e900000 00640000:00020000:3e8f0000 00660000:00020000:3e8e0000 00680000:00010000:3e8d0000 00690000:00020000:3e8c0000 006b0000:00020000:3e8b0000 +[FPCONF] T div0.s 00200 006d0000:00010000:3e8a0000 006e0000:00020000:3e890000 00700000:00020000:3e880000 00720000:00020000:3e870000 00740000:00010000:3e860000 00750000:00020000:3e850000 00770000:00020000:3e840000 00790000:00020000:3e830000 +[FPCONF] T div0.s 00200 007b0000:00020000:3e820000 007d0000:00030000:3e810000 +[FPCONF] END table=div0.s exp=200 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=div0.s exp=253 sign=0 significand-bits=23 +[FPCONF] T div0.s 00253 00000000:00010000:3f7f0000 00010000:00010000:3f7d0000 00020000:00010000:3f7b0000 00030000:00010000:3f790000 00040000:00010000:3f770000 00050000:00010000:3f750000 00060000:00010000:3f740000 00070000:00010000:3f720000 +[FPCONF] T div0.s 00253 00080000:00010000:3f700000 00090000:00010000:3f6e0000 000a0000:00010000:3f6d0000 000b0000:00010000:3f6b0000 000c0000:00010000:3f690000 000d0000:00010000:3f680000 000e0000:00010000:3f660000 000f0000:00010000:3f640000 +[FPCONF] T div0.s 00253 00100000:00010000:3f630000 00110000:00010000:3f610000 00120000:00010000:3f600000 00130000:00010000:3f5e0000 00140000:00010000:3f5d0000 00150000:00010000:3f5b0000 00160000:00010000:3f5a0000 00170000:00010000:3f580000 +[FPCONF] T div0.s 00253 00180000:00010000:3f570000 00190000:00010000:3f550000 001a0000:00010000:3f540000 001b0000:00010000:3f530000 001c0000:00010000:3f510000 001d0000:00010000:3f500000 001e0000:00010000:3f4f0000 001f0000:00010000:3f4d0000 +[FPCONF] T div0.s 00253 00200000:00010000:3f4c0000 00210000:00010000:3f4b0000 00220000:00010000:3f4a0000 00230000:00010000:3f480000 00240000:00010000:3f470000 00250000:00010000:3f460000 00260000:00010000:3f450000 00270000:00010000:3f440000 +[FPCONF] T div0.s 00253 00280000:00010000:3f420000 00290000:00010000:3f410000 002a0000:00010000:3f400000 002b0000:00010000:3f3f0000 002c0000:00010000:3f3e0000 002d0000:00010000:3f3d0000 002e0000:00010000:3f3c0000 002f0000:00010000:3f3b0000 +[FPCONF] T div0.s 00253 00300000:00010000:3f3a0000 00310000:00010000:3f390000 00320000:00010000:3f380000 00330000:00010000:3f370000 00340000:00010000:3f360000 00350000:00010000:3f350000 00360000:00010000:3f340000 00370000:00010000:3f330000 +[FPCONF] T div0.s 00253 00380000:00010000:3f320000 00390000:00010000:3f310000 003a0000:00010000:3f300000 003b0000:00010000:3f2f0000 003c0000:00010000:3f2e0000 003d0000:00010000:3f2d0000 003e0000:00010000:3f2c0000 003f0000:00010000:3f2b0000 +[FPCONF] T div0.s 00253 00400000:00010000:3f2a0000 00410000:00010000:3f290000 00420000:00020000:3f280000 00440000:00010000:3f270000 00450000:00010000:3f260000 00460000:00010000:3f250000 00470000:00010000:3f240000 00480000:00020000:3f230000 +[FPCONF] T div0.s 00253 004a0000:00010000:3f220000 004b0000:00010000:3f210000 004c0000:00010000:3f200000 004d0000:00020000:3f1f0000 004f0000:00010000:3f1e0000 00500000:00010000:3f1d0000 00510000:00020000:3f1c0000 00530000:00010000:3f1b0000 +[FPCONF] T div0.s 00253 00540000:00010000:3f1a0000 00550000:00020000:3f190000 00570000:00010000:3f180000 00580000:00020000:3f170000 005a0000:00010000:3f160000 005b0000:00020000:3f150000 005d0000:00010000:3f140000 005e0000:00020000:3f130000 +[FPCONF] T div0.s 00253 00600000:00010000:3f120000 00610000:00020000:3f110000 00630000:00010000:3f100000 00640000:00020000:3f0f0000 00660000:00020000:3f0e0000 00680000:00010000:3f0d0000 00690000:00020000:3f0c0000 006b0000:00020000:3f0b0000 +[FPCONF] T div0.s 00253 006d0000:00010000:3f0a0000 006e0000:00020000:3f090000 00700000:00020000:3f080000 00720000:00020000:3f070000 00740000:00010000:3f060000 00750000:00020000:3f050000 00770000:00020000:3f040000 00790000:00020000:3f030000 +[FPCONF] T div0.s 00253 007b0000:00020000:3f020000 007d0000:00030000:3f010000 +[FPCONF] END table=div0.s exp=253 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=div0.s exp=254 sign=0 significand-bits=23 +[FPCONF] T div0.s 00254 00000000:00010000:3eff0000 00010000:00010000:3efd0000 00020000:00010000:3efb0000 00030000:00010000:3ef90000 00040000:00010000:3ef70000 00050000:00010000:3ef50000 00060000:00010000:3ef40000 00070000:00010000:3ef20000 +[FPCONF] T div0.s 00254 00080000:00010000:3ef00000 00090000:00010000:3eee0000 000a0000:00010000:3eed0000 000b0000:00010000:3eeb0000 000c0000:00010000:3ee90000 000d0000:00010000:3ee80000 000e0000:00010000:3ee60000 000f0000:00010000:3ee40000 +[FPCONF] T div0.s 00254 00100000:00010000:3ee30000 00110000:00010000:3ee10000 00120000:00010000:3ee00000 00130000:00010000:3ede0000 00140000:00010000:3edd0000 00150000:00010000:3edb0000 00160000:00010000:3eda0000 00170000:00010000:3ed80000 +[FPCONF] T div0.s 00254 00180000:00010000:3ed70000 00190000:00010000:3ed50000 001a0000:00010000:3ed40000 001b0000:00010000:3ed30000 001c0000:00010000:3ed10000 001d0000:00010000:3ed00000 001e0000:00010000:3ecf0000 001f0000:00010000:3ecd0000 +[FPCONF] T div0.s 00254 00200000:00010000:3ecc0000 00210000:00010000:3ecb0000 00220000:00010000:3eca0000 00230000:00010000:3ec80000 00240000:00010000:3ec70000 00250000:00010000:3ec60000 00260000:00010000:3ec50000 00270000:00010000:3ec40000 +[FPCONF] T div0.s 00254 00280000:00010000:3ec20000 00290000:00010000:3ec10000 002a0000:00010000:3ec00000 002b0000:00010000:3ebf0000 002c0000:00010000:3ebe0000 002d0000:00010000:3ebd0000 002e0000:00010000:3ebc0000 002f0000:00010000:3ebb0000 +[FPCONF] T div0.s 00254 00300000:00010000:3eba0000 00310000:00010000:3eb90000 00320000:00010000:3eb80000 00330000:00010000:3eb70000 00340000:00010000:3eb60000 00350000:00010000:3eb50000 00360000:00010000:3eb40000 00370000:00010000:3eb30000 +[FPCONF] T div0.s 00254 00380000:00010000:3eb20000 00390000:00010000:3eb10000 003a0000:00010000:3eb00000 003b0000:00010000:3eaf0000 003c0000:00010000:3eae0000 003d0000:00010000:3ead0000 003e0000:00010000:3eac0000 003f0000:00010000:3eab0000 +[FPCONF] T div0.s 00254 00400000:00010000:3eaa0000 00410000:00010000:3ea90000 00420000:00020000:3ea80000 00440000:00010000:3ea70000 00450000:00010000:3ea60000 00460000:00010000:3ea50000 00470000:00010000:3ea40000 00480000:00020000:3ea30000 +[FPCONF] T div0.s 00254 004a0000:00010000:3ea20000 004b0000:00010000:3ea10000 004c0000:00010000:3ea00000 004d0000:00020000:3e9f0000 004f0000:00010000:3e9e0000 00500000:00010000:3e9d0000 00510000:00020000:3e9c0000 00530000:00010000:3e9b0000 +[FPCONF] T div0.s 00254 00540000:00010000:3e9a0000 00550000:00020000:3e990000 00570000:00010000:3e980000 00580000:00020000:3e970000 005a0000:00010000:3e960000 005b0000:00020000:3e950000 005d0000:00010000:3e940000 005e0000:00020000:3e930000 +[FPCONF] T div0.s 00254 00600000:00010000:3e920000 00610000:00020000:3e910000 00630000:00010000:3e900000 00640000:00020000:3e8f0000 00660000:00020000:3e8e0000 00680000:00010000:3e8d0000 00690000:00020000:3e8c0000 006b0000:00020000:3e8b0000 +[FPCONF] T div0.s 00254 006d0000:00010000:3e8a0000 006e0000:00020000:3e890000 00700000:00020000:3e880000 00720000:00020000:3e870000 00740000:00010000:3e860000 00750000:00020000:3e850000 00770000:00020000:3e840000 00790000:00020000:3e830000 +[FPCONF] T div0.s 00254 007b0000:00020000:3e820000 007d0000:00030000:3e810000 +[FPCONF] END table=div0.s exp=254 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=div0.s exp=255 sign=0 significand-bits=23 +[FPCONF] T div0.s 00255 00000000:00010000:3f7f0000 00010000:00010000:3f7d0000 00020000:00010000:3f7b0000 00030000:00010000:3f790000 00040000:00010000:3f770000 00050000:00010000:3f750000 00060000:00010000:3f740000 00070000:00010000:3f720000 +[FPCONF] T div0.s 00255 00080000:00010000:3f700000 00090000:00010000:3f6e0000 000a0000:00010000:3f6d0000 000b0000:00010000:3f6b0000 000c0000:00010000:3f690000 000d0000:00010000:3f680000 000e0000:00010000:3f660000 000f0000:00010000:3f640000 +[FPCONF] T div0.s 00255 00100000:00010000:3f630000 00110000:00010000:3f610000 00120000:00010000:3f600000 00130000:00010000:3f5e0000 00140000:00010000:3f5d0000 00150000:00010000:3f5b0000 00160000:00010000:3f5a0000 00170000:00010000:3f580000 +[FPCONF] T div0.s 00255 00180000:00010000:3f570000 00190000:00010000:3f550000 001a0000:00010000:3f540000 001b0000:00010000:3f530000 001c0000:00010000:3f510000 001d0000:00010000:3f500000 001e0000:00010000:3f4f0000 001f0000:00010000:3f4d0000 +[FPCONF] T div0.s 00255 00200000:00010000:3f4c0000 00210000:00010000:3f4b0000 00220000:00010000:3f4a0000 00230000:00010000:3f480000 00240000:00010000:3f470000 00250000:00010000:3f460000 00260000:00010000:3f450000 00270000:00010000:3f440000 +[FPCONF] T div0.s 00255 00280000:00010000:3f420000 00290000:00010000:3f410000 002a0000:00010000:3f400000 002b0000:00010000:3f3f0000 002c0000:00010000:3f3e0000 002d0000:00010000:3f3d0000 002e0000:00010000:3f3c0000 002f0000:00010000:3f3b0000 +[FPCONF] T div0.s 00255 00300000:00010000:3f3a0000 00310000:00010000:3f390000 00320000:00010000:3f380000 00330000:00010000:3f370000 00340000:00010000:3f360000 00350000:00010000:3f350000 00360000:00010000:3f340000 00370000:00010000:3f330000 +[FPCONF] T div0.s 00255 00380000:00010000:3f320000 00390000:00010000:3f310000 003a0000:00010000:3f300000 003b0000:00010000:3f2f0000 003c0000:00010000:3f2e0000 003d0000:00010000:3f2d0000 003e0000:00010000:3f2c0000 003f0000:00010000:3f2b0000 +[FPCONF] T div0.s 00255 00400000:00010000:3f2a0000 00410000:00010000:3f290000 00420000:00020000:3f280000 00440000:00010000:3f270000 00450000:00010000:3f260000 00460000:00010000:3f250000 00470000:00010000:3f240000 00480000:00020000:3f230000 +[FPCONF] T div0.s 00255 004a0000:00010000:3f220000 004b0000:00010000:3f210000 004c0000:00010000:3f200000 004d0000:00020000:3f1f0000 004f0000:00010000:3f1e0000 00500000:00010000:3f1d0000 00510000:00020000:3f1c0000 00530000:00010000:3f1b0000 +[FPCONF] T div0.s 00255 00540000:00010000:3f1a0000 00550000:00020000:3f190000 00570000:00010000:3f180000 00580000:00020000:3f170000 005a0000:00010000:3f160000 005b0000:00020000:3f150000 005d0000:00010000:3f140000 005e0000:00020000:3f130000 +[FPCONF] T div0.s 00255 00600000:00010000:3f120000 00610000:00020000:3f110000 00630000:00010000:3f100000 00640000:00020000:3f0f0000 00660000:00020000:3f0e0000 00680000:00010000:3f0d0000 00690000:00020000:3f0c0000 006b0000:00020000:3f0b0000 +[FPCONF] T div0.s 00255 006d0000:00010000:3f0a0000 006e0000:00020000:3f090000 00700000:00020000:3f080000 00720000:00020000:3f070000 00740000:00010000:3f060000 00750000:00020000:3f050000 00770000:00020000:3f040000 00790000:00020000:3f030000 +[FPCONF] T div0.s 00255 007b0000:00020000:3f020000 007d0000:00030000:3f010000 +[FPCONF] END table=div0.s exp=255 sign=0 runs=106 aborted=0 +[FPCONF] TABLE op=div0.s exp=0 sign=1 significand-bits=23 +[FPCONF] T div0.s 00000 00000000:00000001:bf7f0000 00000001:00000001:beff0000 00000002:00000001:bf7f0000 00000003:00000001:bf2a0000 00000004:00000001:beff0000 00000005:00000001:becc0000 00000006:00000001:beaa0000 00000007:00000001:be920000 +[FPCONF] T div0.s 00000 00000008:00000001:bf7f0000 00000009:00000001:bf630000 0000000a:00000001:bf4c0000 0000000b:00000001:bf3a0000 0000000c:00000001:bf2a0000 0000000d:00000001:bf1d0000 0000000e:00000001:bf120000 0000000f:00000001:bf080000 +[FPCONF] T div0.s 00000 00000010:00000001:beff0000 00000011:00000001:bef00000 00000012:00000001:bee30000 00000013:00000001:bed70000 00000014:00000001:becc0000 00000015:00000001:bec20000 00000016:00000001:beba0000 00000017:00000001:beb20000 +[FPCONF] T div0.s 00000 00000018:00000001:beaa0000 00000019:00000001:bea30000 0000001a:00000001:be9d0000 0000001b:00000001:be970000 0000001c:00000001:be920000 0000001d:00000001:be8d0000 0000001e:00000001:be880000 0000001f:00000001:be840000 +[FPCONF] T div0.s 00000 00000020:00000001:bf7f0000 00000021:00000001:bf770000 00000022:00000001:bf700000 00000023:00000001:bf690000 00000024:00000001:bf630000 00000025:00000001:bf5d0000 00000026:00000001:bf570000 00000027:00000001:bf510000 +[FPCONF] T div0.s 00000 00000028:00000001:bf4c0000 00000029:00000001:bf470000 0000002a:00000001:bf420000 0000002b:00000001:bf3e0000 0000002c:00000001:bf3a0000 0000002d:00000001:bf360000 0000002e:00000001:bf320000 0000002f:00000001:bf2e0000 +[FPCONF] T div0.s 00000 00000030:00000001:bf2a0000 00000031:00000001:bf270000 00000032:00000001:bf230000 00000033:00000001:bf200000 00000034:00000001:bf1d0000 00000035:00000001:bf1a0000 00000036:00000001:bf170000 00000037:00000001:bf150000 +[FPCONF] T div0.s 00000 00000038:00000001:bf120000 00000039:00000001:bf0f0000 0000003a:00000001:bf0d0000 0000003b:00000001:bf0b0000 0000003c:00000001:bf080000 0000003d:00000001:bf060000 0000003e:00000001:bf040000 0000003f:00000001:bf020000 +[FPCONF] T div0.s 00000 00000040:00000001:beff0000 00000041:00000001:befb0000 00000042:00000001:bef70000 00000043:00000001:bef40000 00000044:00000001:bef00000 00000045:00000001:beed0000 00000046:00000001:bee90000 00000047:00000001:bee60000 +[FPCONF] T div0.s 00000 00000048:00000001:bee30000 00000049:00000001:bee00000 0000004a:00000001:bedd0000 0000004b:00000001:beda0000 0000004c:00000001:bed70000 0000004d:00000001:bed40000 0000004e:00000001:bed10000 0000004f:00000001:becf0000 +[FPCONF] T div0.s 00000 00000050:00000001:becc0000 00000051:00000001:beca0000 00000052:00000001:bec70000 00000053:00000001:bec50000 00000054:00000001:bec20000 00000055:00000001:bec00000 00000056:00000001:bebe0000 00000057:00000001:bebc0000 +[FPCONF] T div0.s 00000 00000058:00000001:beba0000 00000059:00000001:beb80000 0000005a:00000001:beb60000 0000005b:00000001:beb40000 0000005c:00000001:beb20000 0000005d:00000001:beb00000 0000005e:00000001:beae0000 0000005f:00000001:beac0000 +[FPCONF] T div0.s 00000 00000060:00000001:beaa0000 00000061:00000001:bea80000 00000062:00000001:bea70000 00000063:00000001:bea50000 00000064:00000001:bea30000 00000065:00000001:bea20000 00000066:00000001:bea00000 00000067:00000001:be9f0000 +[FPCONF] T div0.s 00000 00000068:00000001:be9d0000 00000069:00000001:be9c0000 0000006a:00000001:be9a0000 0000006b:00000001:be990000 0000006c:00000001:be970000 0000006d:00000001:be960000 0000006e:00000001:be950000 0000006f:00000001:be930000 +[FPCONF] T div0.s 00000 00000070:00000001:be920000 00000071:00000001:be910000 00000072:00000001:be8f0000 00000073:00000001:be8e0000 00000074:00000001:be8d0000 00000075:00000001:be8c0000 00000076:00000001:be8b0000 00000077:00000001:be890000 +[FPCONF] T div0.s 00000 00000078:00000001:be880000 00000079:00000001:be870000 0000007a:00000001:be860000 0000007b:00000001:be850000 0000007c:00000001:be840000 0000007d:00000001:be830000 0000007e:00000001:be820000 0000007f:00000001:be810000 +[FPCONF] T div0.s 00000 00000080:00000001:bf7f0000 00000081:00000001:bf7d0000 00000082:00000001:bf7b0000 00000083:00000001:bf790000 00000084:00000001:bf770000 00000085:00000001:bf750000 00000086:00000001:bf740000 00000087:00000001:bf720000 +[FPCONF] T div0.s 00000 00000088:00000001:bf700000 00000089:00000001:bf6e0000 0000008a:00000001:bf6d0000 0000008b:00000001:bf6b0000 0000008c:00000001:bf690000 0000008d:00000001:bf680000 0000008e:00000001:bf660000 0000008f:00000001:bf640000 +[FPCONF] T div0.s 00000 00000090:00000001:bf630000 00000091:00000001:bf610000 00000092:00000001:bf600000 00000093:00000001:bf5e0000 00000094:00000001:bf5d0000 00000095:00000001:bf5b0000 00000096:00000001:bf5a0000 00000097:00000001:bf580000 +[FPCONF] T div0.s 00000 00000098:00000001:bf570000 00000099:00000001:bf550000 0000009a:00000001:bf540000 0000009b:00000001:bf530000 0000009c:00000001:bf510000 0000009d:00000001:bf500000 0000009e:00000001:bf4f0000 0000009f:00000001:bf4d0000 +[FPCONF] T div0.s 00000 000000a0:00000001:bf4c0000 000000a1:00000001:bf4b0000 000000a2:00000001:bf4a0000 000000a3:00000001:bf480000 000000a4:00000001:bf470000 000000a5:00000001:bf460000 000000a6:00000001:bf450000 000000a7:00000001:bf440000 +[FPCONF] T div0.s 00000 000000a8:00000001:bf420000 000000a9:00000001:bf410000 000000aa:00000001:bf400000 000000ab:00000001:bf3f0000 000000ac:00000001:bf3e0000 000000ad:00000001:bf3d0000 000000ae:00000001:bf3c0000 000000af:00000001:bf3b0000 +[FPCONF] T div0.s 00000 000000b0:00000001:bf3a0000 000000b1:00000001:bf390000 000000b2:00000001:bf380000 000000b3:00000001:bf370000 000000b4:00000001:bf360000 000000b5:00000001:bf350000 000000b6:00000001:bf340000 000000b7:00000001:bf330000 +[FPCONF] T div0.s 00000 000000b8:00000001:bf320000 000000b9:00000001:bf310000 000000ba:00000001:bf300000 000000bb:00000001:bf2f0000 000000bc:00000001:bf2e0000 000000bd:00000001:bf2d0000 000000be:00000001:bf2c0000 000000bf:00000001:bf2b0000 +[FPCONF] T div0.s 00000 000000c0:00000001:bf2a0000 000000c1:00000001:bf290000 000000c2:00000002:bf280000 000000c4:00000001:bf270000 000000c5:00000001:bf260000 000000c6:00000001:bf250000 000000c7:00000001:bf240000 000000c8:00000002:bf230000 +[FPCONF] T div0.s 00000 000000ca:00000001:bf220000 000000cb:00000001:bf210000 000000cc:00000001:bf200000 000000cd:00000002:bf1f0000 000000cf:00000001:bf1e0000 000000d0:00000001:bf1d0000 000000d1:00000002:bf1c0000 000000d3:00000001:bf1b0000 +[FPCONF] T div0.s 00000 000000d4:00000001:bf1a0000 000000d5:00000002:bf190000 000000d7:00000001:bf180000 000000d8:00000002:bf170000 000000da:00000001:bf160000 000000db:00000002:bf150000 000000dd:00000001:bf140000 000000de:00000002:bf130000 +[FPCONF] T div0.s 00000 000000e0:00000001:bf120000 000000e1:00000002:bf110000 000000e3:00000001:bf100000 000000e4:00000002:bf0f0000 000000e6:00000002:bf0e0000 000000e8:00000001:bf0d0000 000000e9:00000002:bf0c0000 000000eb:00000002:bf0b0000 +[FPCONF] T div0.s 00000 000000ed:00000001:bf0a0000 000000ee:00000002:bf090000 000000f0:00000002:bf080000 000000f2:00000002:bf070000 000000f4:00000001:bf060000 000000f5:00000002:bf050000 000000f7:00000002:bf040000 000000f9:00000002:bf030000 +[FPCONF] T div0.s 00000 000000fb:00000002:bf020000 000000fd:00000003:bf010000 00000100:00000002:beff0000 00000102:00000002:befd0000 00000104:00000002:befb0000 00000106:00000002:bef90000 00000108:00000002:bef70000 0000010a:00000002:bef50000 +[FPCONF] T div0.s 00000 0000010c:00000002:bef40000 0000010e:00000002:bef20000 00000110:00000002:bef00000 00000112:00000002:beee0000 00000114:00000002:beed0000 00000116:00000002:beeb0000 00000118:00000002:bee90000 0000011a:00000002:bee80000 +[FPCONF] T div0.s 00000 0000011c:00000002:bee60000 0000011e:00000002:bee40000 00000120:00000002:bee30000 00000122:00000002:bee10000 00000124:00000002:bee00000 00000126:00000002:bede0000 00000128:00000002:bedd0000 0000012a:00000002:bedb0000 +[FPCONF] T div0.s 00000 0000012c:00000002:beda0000 0000012e:00000002:bed80000 00000130:00000002:bed70000 00000132:00000002:bed50000 00000134:00000002:bed40000 00000136:00000002:bed30000 00000138:00000002:bed10000 0000013a:00000002:bed00000 +[FPCONF] T div0.s 00000 0000013c:00000002:becf0000 0000013e:00000002:becd0000 00000140:00000002:becc0000 00000142:00000002:becb0000 00000144:00000002:beca0000 00000146:00000002:bec80000 00000148:00000002:bec70000 0000014a:00000002:bec60000 +[FPCONF] T div0.s 00000 0000014c:00000002:bec50000 0000014e:00000002:bec40000 00000150:00000002:bec20000 00000152:00000002:bec10000 00000154:00000002:bec00000 00000156:00000002:bebf0000 00000158:00000002:bebe0000 0000015a:00000002:bebd0000 +[FPCONF] T div0.s 00000 0000015c:00000002:bebc0000 0000015e:00000002:bebb0000 00000160:00000002:beba0000 00000162:00000002:beb90000 00000164:00000002:beb80000 00000166:00000002:beb70000 00000168:00000002:beb60000 0000016a:00000002:beb50000 +[FPCONF] T div0.s 00000 0000016c:00000002:beb40000 0000016e:00000002:beb30000 00000170:00000002:beb20000 00000172:00000002:beb10000 00000174:00000002:beb00000 00000176:00000002:beaf0000 00000178:00000002:beae0000 0000017a:00000002:bead0000 +[FPCONF] T div0.s 00000 0000017c:00000002:beac0000 0000017e:00000002:beab0000 00000180:00000002:beaa0000 00000182:00000002:bea90000 00000184:00000004:bea80000 00000188:00000002:bea70000 0000018a:00000002:bea60000 0000018c:00000002:bea50000 +[FPCONF] T div0.s 00000 0000018e:00000002:bea40000 00000190:00000004:bea30000 00000194:00000002:bea20000 00000196:00000002:bea10000 00000198:00000002:bea00000 0000019a:00000004:be9f0000 0000019e:00000002:be9e0000 000001a0:00000002:be9d0000 +[FPCONF] T div0.s 00000 000001a2:00000004:be9c0000 000001a6:00000002:be9b0000 000001a8:00000002:be9a0000 000001aa:00000004:be990000 000001ae:00000002:be980000 000001b0:00000004:be970000 000001b4:00000002:be960000 000001b6:00000004:be950000 +[FPCONF] T div0.s 00000 000001ba:00000002:be940000 000001bc:00000004:be930000 000001c0:00000002:be920000 000001c2:00000004:be910000 000001c6:00000002:be900000 000001c8:00000004:be8f0000 000001cc:00000004:be8e0000 000001d0:00000002:be8d0000 +[FPCONF] T div0.s 00000 000001d2:00000004:be8c0000 000001d6:00000004:be8b0000 000001da:00000002:be8a0000 000001dc:00000004:be890000 000001e0:00000004:be880000 000001e4:00000004:be870000 000001e8:00000002:be860000 000001ea:00000004:be850000 +[FPCONF] T div0.s 00000 000001ee:00000004:be840000 000001f2:00000004:be830000 000001f6:00000004:be820000 000001fa:00000006:be810000 00000200:00000004:bf7f0000 00000204:00000004:bf7d0000 00000208:00000004:bf7b0000 0000020c:00000004:bf790000 +[FPCONF] T div0.s 00000 00000210:00000004:bf770000 00000214:00000004:bf750000 00000218:00000004:bf740000 0000021c:00000004:bf720000 00000220:00000004:bf700000 00000224:00000004:bf6e0000 00000228:00000004:bf6d0000 0000022c:00000004:bf6b0000 +[FPCONF] T div0.s 00000 00000230:00000004:bf690000 00000234:00000004:bf680000 00000238:00000004:bf660000 0000023c:00000004:bf640000 00000240:00000004:bf630000 00000244:00000004:bf610000 00000248:00000004:bf600000 0000024c:00000004:bf5e0000 +[FPCONF] T div0.s 00000 00000250:00000004:bf5d0000 00000254:00000004:bf5b0000 00000258:00000004:bf5a0000 0000025c:00000004:bf580000 00000260:00000004:bf570000 00000264:00000004:bf550000 00000268:00000004:bf540000 0000026c:00000004:bf530000 +[FPCONF] T div0.s 00000 00000270:00000004:bf510000 00000274:00000004:bf500000 00000278:00000004:bf4f0000 0000027c:00000004:bf4d0000 00000280:00000004:bf4c0000 00000284:00000004:bf4b0000 00000288:00000004:bf4a0000 0000028c:00000004:bf480000 +[FPCONF] T div0.s 00000 00000290:00000004:bf470000 00000294:00000004:bf460000 00000298:00000004:bf450000 0000029c:00000004:bf440000 000002a0:00000004:bf420000 000002a4:00000004:bf410000 000002a8:00000004:bf400000 000002ac:00000004:bf3f0000 +[FPCONF] T div0.s 00000 000002b0:00000004:bf3e0000 000002b4:00000004:bf3d0000 000002b8:00000004:bf3c0000 000002bc:00000004:bf3b0000 000002c0:00000004:bf3a0000 000002c4:00000004:bf390000 000002c8:00000004:bf380000 000002cc:00000004:bf370000 +[FPCONF] T div0.s 00000 000002d0:00000004:bf360000 000002d4:00000004:bf350000 000002d8:00000004:bf340000 000002dc:00000004:bf330000 000002e0:00000004:bf320000 000002e4:00000004:bf310000 000002e8:00000004:bf300000 000002ec:00000004:bf2f0000 +[FPCONF] T div0.s 00000 000002f0:00000004:bf2e0000 000002f4:00000004:bf2d0000 000002f8:00000004:bf2c0000 000002fc:00000004:bf2b0000 00000300:00000004:bf2a0000 00000304:00000004:bf290000 00000308:00000008:bf280000 00000310:00000004:bf270000 +[FPCONF] T div0.s 00000 00000314:00000004:bf260000 00000318:00000004:bf250000 0000031c:00000004:bf240000 00000320:00000008:bf230000 00000328:00000004:bf220000 0000032c:00000004:bf210000 00000330:00000004:bf200000 00000334:00000008:bf1f0000 +[FPCONF] T div0.s 00000 0000033c:00000004:bf1e0000 00000340:00000004:bf1d0000 00000344:00000008:bf1c0000 0000034c:00000004:bf1b0000 00000350:00000004:bf1a0000 00000354:00000008:bf190000 0000035c:00000004:bf180000 00000360:00000008:bf170000 +[FPCONF] T div0.s 00000 00000368:00000004:bf160000 0000036c:00000008:bf150000 00000374:00000004:bf140000 00000378:00000008:bf130000 00000380:00000004:bf120000 00000384:00000008:bf110000 0000038c:00000004:bf100000 00000390:00000008:bf0f0000 +[FPCONF] T div0.s 00000 00000398:00000008:bf0e0000 000003a0:00000004:bf0d0000 000003a4:00000008:bf0c0000 000003ac:00000008:bf0b0000 000003b4:00000004:bf0a0000 000003b8:00000008:bf090000 000003c0:00000008:bf080000 000003c8:00000008:bf070000 +[FPCONF] T div0.s 00000 000003d0:00000004:bf060000 000003d4:00000008:bf050000 000003dc:00000008:bf040000 000003e4:00000008:bf030000 000003ec:00000008:bf020000 000003f4:0000000c:bf010000 00000400:00000008:beff0000 00000408:00000008:befd0000 +[FPCONF] T div0.s 00000 00000410:00000008:befb0000 00000418:00000008:bef90000 00000420:00000008:bef70000 00000428:00000008:bef50000 00000430:00000008:bef40000 00000438:00000008:bef20000 00000440:00000008:bef00000 00000448:00000008:beee0000 +[FPCONF] T div0.s 00000 00000450:00000008:beed0000 00000458:00000008:beeb0000 00000460:00000008:bee90000 00000468:00000008:bee80000 00000470:00000008:bee60000 00000478:00000008:bee40000 00000480:00000008:bee30000 00000488:00000008:bee10000 +[FPCONF] T div0.s 00000 00000490:00000008:bee00000 00000498:00000008:bede0000 000004a0:00000008:bedd0000 000004a8:00000008:bedb0000 000004b0:00000008:beda0000 000004b8:00000008:bed80000 000004c0:00000008:bed70000 000004c8:00000008:bed50000 +[FPCONF] T div0.s 00000 000004d0:00000008:bed40000 000004d8:00000008:bed30000 000004e0:00000008:bed10000 000004e8:00000008:bed00000 000004f0:00000008:becf0000 000004f8:00000008:becd0000 00000500:00000008:becc0000 00000508:00000008:becb0000 +[FPCONF] T div0.s 00000 00000510:00000008:beca0000 00000518:00000008:bec80000 00000520:00000008:bec70000 00000528:00000008:bec60000 00000530:00000008:bec50000 00000538:00000008:bec40000 00000540:00000008:bec20000 00000548:00000008:bec10000 +[FPCONF] T div0.s 00000 00000550:00000008:bec00000 00000558:00000008:bebf0000 00000560:00000008:bebe0000 00000568:00000008:bebd0000 00000570:00000008:bebc0000 00000578:00000008:bebb0000 00000580:00000008:beba0000 00000588:00000008:beb90000 +[FPCONF] T div0.s 00000 00000590:00000008:beb80000 00000598:00000008:beb70000 000005a0:00000008:beb60000 000005a8:00000008:beb50000 000005b0:00000008:beb40000 000005b8:00000008:beb30000 000005c0:00000008:beb20000 000005c8:00000008:beb10000 +[FPCONF] T div0.s 00000 000005d0:00000008:beb00000 000005d8:00000008:beaf0000 000005e0:00000008:beae0000 000005e8:00000008:bead0000 000005f0:00000008:beac0000 000005f8:00000008:beab0000 00000600:00000008:beaa0000 00000608:00000008:bea90000 +[FPCONF] T div0.s 00000 00000610:00000010:bea80000 00000620:00000008:bea70000 00000628:00000008:bea60000 00000630:00000008:bea50000 00000638:00000008:bea40000 00000640:00000010:bea30000 00000650:00000008:bea20000 00000658:00000008:bea10000 +[FPCONF] T div0.s 00000 00000660:00000008:bea00000 00000668:00000010:be9f0000 00000678:00000008:be9e0000 00000680:00000008:be9d0000 00000688:00000010:be9c0000 00000698:00000008:be9b0000 000006a0:00000008:be9a0000 000006a8:00000010:be990000 +[FPCONF] T div0.s 00000 000006b8:00000008:be980000 000006c0:00000010:be970000 000006d0:00000008:be960000 000006d8:00000010:be950000 000006e8:00000008:be940000 000006f0:00000010:be930000 00000700:00000008:be920000 00000708:00000010:be910000 +[FPCONF] T div0.s 00000 00000718:00000008:be900000 00000720:00000010:be8f0000 00000730:00000010:be8e0000 00000740:00000008:be8d0000 00000748:00000010:be8c0000 00000758:00000010:be8b0000 00000768:00000008:be8a0000 00000770:00000010:be890000 +[FPCONF] T div0.s 00000 00000780:00000010:be880000 00000790:00000010:be870000 000007a0:00000008:be860000 000007a8:00000010:be850000 000007b8:00000010:be840000 000007c8:00000010:be830000 000007d8:00000010:be820000 000007e8:00000018:be810000 +[FPCONF] T div0.s 00000 00000800:00000010:bf7f0000 00000810:00000010:bf7d0000 00000820:00000010:bf7b0000 00000830:00000010:bf790000 00000840:00000010:bf770000 00000850:00000010:bf750000 00000860:00000010:bf740000 00000870:00000010:bf720000 +[FPCONF] T div0.s 00000 00000880:00000010:bf700000 00000890:00000010:bf6e0000 000008a0:00000010:bf6d0000 000008b0:00000010:bf6b0000 000008c0:00000010:bf690000 000008d0:00000010:bf680000 000008e0:00000010:bf660000 000008f0:00000010:bf640000 +[FPCONF] T div0.s 00000 00000900:00000010:bf630000 00000910:00000010:bf610000 00000920:00000010:bf600000 00000930:00000010:bf5e0000 00000940:00000010:bf5d0000 00000950:00000010:bf5b0000 00000960:00000010:bf5a0000 00000970:00000010:bf580000 +[FPCONF] T div0.s 00000 00000980:00000010:bf570000 00000990:00000010:bf550000 000009a0:00000010:bf540000 000009b0:00000010:bf530000 000009c0:00000010:bf510000 000009d0:00000010:bf500000 000009e0:00000010:bf4f0000 000009f0:00000010:bf4d0000 +[FPCONF] T div0.s 00000 00000a00:00000010:bf4c0000 00000a10:00000010:bf4b0000 00000a20:00000010:bf4a0000 00000a30:00000010:bf480000 00000a40:00000010:bf470000 00000a50:00000010:bf460000 00000a60:00000010:bf450000 00000a70:00000010:bf440000 +[FPCONF] T div0.s 00000 00000a80:00000010:bf420000 00000a90:00000010:bf410000 00000aa0:00000010:bf400000 00000ab0:00000010:bf3f0000 00000ac0:00000010:bf3e0000 00000ad0:00000010:bf3d0000 00000ae0:00000010:bf3c0000 00000af0:00000010:bf3b0000 +[FPCONF] T div0.s 00000 00000b00:00000010:bf3a0000 00000b10:00000010:bf390000 00000b20:00000010:bf380000 00000b30:00000010:bf370000 00000b40:00000010:bf360000 00000b50:00000010:bf350000 00000b60:00000010:bf340000 00000b70:00000010:bf330000 +[FPCONF] T div0.s 00000 00000b80:00000010:bf320000 00000b90:00000010:bf310000 00000ba0:00000010:bf300000 00000bb0:00000010:bf2f0000 00000bc0:00000010:bf2e0000 00000bd0:00000010:bf2d0000 00000be0:00000010:bf2c0000 00000bf0:00000010:bf2b0000 +[FPCONF] T div0.s 00000 00000c00:00000010:bf2a0000 00000c10:00000010:bf290000 00000c20:00000020:bf280000 00000c40:00000010:bf270000 00000c50:00000010:bf260000 00000c60:00000010:bf250000 00000c70:00000010:bf240000 00000c80:00000020:bf230000 +[FPCONF] T div0.s 00000 00000ca0:00000010:bf220000 00000cb0:00000010:bf210000 00000cc0:00000010:bf200000 00000cd0:00000020:bf1f0000 00000cf0:00000010:bf1e0000 00000d00:00000010:bf1d0000 00000d10:00000020:bf1c0000 00000d30:00000010:bf1b0000 +[FPCONF] T div0.s 00000 00000d40:00000010:bf1a0000 00000d50:00000020:bf190000 00000d70:00000010:bf180000 00000d80:00000020:bf170000 00000da0:00000010:bf160000 00000db0:00000020:bf150000 00000dd0:00000010:bf140000 00000de0:00000020:bf130000 +[FPCONF] T div0.s 00000 00000e00:00000010:bf120000 00000e10:00000020:bf110000 00000e30:00000010:bf100000 00000e40:00000020:bf0f0000 00000e60:00000020:bf0e0000 00000e80:00000010:bf0d0000 00000e90:00000020:bf0c0000 00000eb0:00000020:bf0b0000 +[FPCONF] T div0.s 00000 00000ed0:00000010:bf0a0000 00000ee0:00000020:bf090000 00000f00:00000020:bf080000 00000f20:00000020:bf070000 00000f40:00000010:bf060000 00000f50:00000020:bf050000 00000f70:00000020:bf040000 00000f90:00000020:bf030000 +[FPCONF] T div0.s 00000 00000fb0:00000020:bf020000 00000fd0:00000030:bf010000 00001000:00000020:beff0000 00001020:00000020:befd0000 00001040:00000020:befb0000 00001060:00000020:bef90000 00001080:00000020:bef70000 000010a0:00000020:bef50000 +[FPCONF] T div0.s 00000 000010c0:00000020:bef40000 000010e0:00000020:bef20000 00001100:00000020:bef00000 00001120:00000020:beee0000 00001140:00000020:beed0000 00001160:00000020:beeb0000 00001180:00000020:bee90000 000011a0:00000020:bee80000 +[FPCONF] T div0.s 00000 000011c0:00000020:bee60000 000011e0:00000020:bee40000 00001200:00000020:bee30000 00001220:00000020:bee10000 00001240:00000020:bee00000 00001260:00000020:bede0000 00001280:00000020:bedd0000 000012a0:00000020:bedb0000 +[FPCONF] T div0.s 00000 000012c0:00000020:beda0000 000012e0:00000020:bed80000 00001300:00000020:bed70000 00001320:00000020:bed50000 00001340:00000020:bed40000 00001360:00000020:bed30000 00001380:00000020:bed10000 000013a0:00000020:bed00000 +[FPCONF] T div0.s 00000 000013c0:00000020:becf0000 000013e0:00000020:becd0000 00001400:00000020:becc0000 00001420:00000020:becb0000 00001440:00000020:beca0000 00001460:00000020:bec80000 00001480:00000020:bec70000 000014a0:00000020:bec60000 +[FPCONF] T div0.s 00000 000014c0:00000020:bec50000 000014e0:00000020:bec40000 00001500:00000020:bec20000 00001520:00000020:bec10000 00001540:00000020:bec00000 00001560:00000020:bebf0000 00001580:00000020:bebe0000 000015a0:00000020:bebd0000 +[FPCONF] T div0.s 00000 000015c0:00000020:bebc0000 000015e0:00000020:bebb0000 00001600:00000020:beba0000 00001620:00000020:beb90000 00001640:00000020:beb80000 00001660:00000020:beb70000 00001680:00000020:beb60000 000016a0:00000020:beb50000 +[FPCONF] T div0.s 00000 000016c0:00000020:beb40000 000016e0:00000020:beb30000 00001700:00000020:beb20000 00001720:00000020:beb10000 00001740:00000020:beb00000 00001760:00000020:beaf0000 00001780:00000020:beae0000 000017a0:00000020:bead0000 +[FPCONF] T div0.s 00000 000017c0:00000020:beac0000 000017e0:00000020:beab0000 00001800:00000020:beaa0000 00001820:00000020:bea90000 00001840:00000040:bea80000 00001880:00000020:bea70000 000018a0:00000020:bea60000 000018c0:00000020:bea50000 +[FPCONF] T div0.s 00000 000018e0:00000020:bea40000 00001900:00000040:bea30000 00001940:00000020:bea20000 00001960:00000020:bea10000 00001980:00000020:bea00000 000019a0:00000040:be9f0000 000019e0:00000020:be9e0000 00001a00:00000020:be9d0000 +[FPCONF] T div0.s 00000 00001a20:00000040:be9c0000 00001a60:00000020:be9b0000 00001a80:00000020:be9a0000 00001aa0:00000040:be990000 00001ae0:00000020:be980000 00001b00:00000040:be970000 00001b40:00000020:be960000 00001b60:00000040:be950000 +[FPCONF] T div0.s 00000 00001ba0:00000020:be940000 00001bc0:00000040:be930000 00001c00:00000020:be920000 00001c20:00000040:be910000 00001c60:00000020:be900000 00001c80:00000040:be8f0000 00001cc0:00000040:be8e0000 00001d00:00000020:be8d0000 +[FPCONF] T div0.s 00000 00001d20:00000040:be8c0000 00001d60:00000040:be8b0000 00001da0:00000020:be8a0000 00001dc0:00000040:be890000 00001e00:00000040:be880000 00001e40:00000040:be870000 00001e80:00000020:be860000 00001ea0:00000040:be850000 +[FPCONF] T div0.s 00000 00001ee0:00000040:be840000 00001f20:00000040:be830000 00001f60:00000040:be820000 00001fa0:00000060:be810000 00002000:00000040:bf7f0000 00002040:00000040:bf7d0000 00002080:00000040:bf7b0000 000020c0:00000040:bf790000 +[FPCONF] T div0.s 00000 00002100:00000040:bf770000 00002140:00000040:bf750000 00002180:00000040:bf740000 000021c0:00000040:bf720000 00002200:00000040:bf700000 00002240:00000040:bf6e0000 00002280:00000040:bf6d0000 000022c0:00000040:bf6b0000 +[FPCONF] T div0.s 00000 00002300:00000040:bf690000 00002340:00000040:bf680000 00002380:00000040:bf660000 000023c0:00000040:bf640000 00002400:00000040:bf630000 00002440:00000040:bf610000 00002480:00000040:bf600000 000024c0:00000040:bf5e0000 +[FPCONF] T div0.s 00000 00002500:00000040:bf5d0000 00002540:00000040:bf5b0000 00002580:00000040:bf5a0000 000025c0:00000040:bf580000 00002600:00000040:bf570000 00002640:00000040:bf550000 00002680:00000040:bf540000 000026c0:00000040:bf530000 +[FPCONF] T div0.s 00000 00002700:00000040:bf510000 00002740:00000040:bf500000 00002780:00000040:bf4f0000 000027c0:00000040:bf4d0000 00002800:00000040:bf4c0000 00002840:00000040:bf4b0000 00002880:00000040:bf4a0000 000028c0:00000040:bf480000 +[FPCONF] T div0.s 00000 00002900:00000040:bf470000 00002940:00000040:bf460000 00002980:00000040:bf450000 000029c0:00000040:bf440000 00002a00:00000040:bf420000 00002a40:00000040:bf410000 00002a80:00000040:bf400000 00002ac0:00000040:bf3f0000 +[FPCONF] T div0.s 00000 00002b00:00000040:bf3e0000 00002b40:00000040:bf3d0000 00002b80:00000040:bf3c0000 00002bc0:00000040:bf3b0000 00002c00:00000040:bf3a0000 00002c40:00000040:bf390000 00002c80:00000040:bf380000 00002cc0:00000040:bf370000 +[FPCONF] T div0.s 00000 00002d00:00000040:bf360000 00002d40:00000040:bf350000 00002d80:00000040:bf340000 00002dc0:00000040:bf330000 00002e00:00000040:bf320000 00002e40:00000040:bf310000 00002e80:00000040:bf300000 00002ec0:00000040:bf2f0000 +[FPCONF] T div0.s 00000 00002f00:00000040:bf2e0000 00002f40:00000040:bf2d0000 00002f80:00000040:bf2c0000 00002fc0:00000040:bf2b0000 00003000:00000040:bf2a0000 00003040:00000040:bf290000 00003080:00000080:bf280000 00003100:00000040:bf270000 +[FPCONF] T div0.s 00000 00003140:00000040:bf260000 00003180:00000040:bf250000 000031c0:00000040:bf240000 00003200:00000080:bf230000 00003280:00000040:bf220000 000032c0:00000040:bf210000 00003300:00000040:bf200000 00003340:00000080:bf1f0000 +[FPCONF] T div0.s 00000 000033c0:00000040:bf1e0000 00003400:00000040:bf1d0000 00003440:00000080:bf1c0000 000034c0:00000040:bf1b0000 00003500:00000040:bf1a0000 00003540:00000080:bf190000 000035c0:00000040:bf180000 00003600:00000080:bf170000 +[FPCONF] T div0.s 00000 00003680:00000040:bf160000 000036c0:00000080:bf150000 00003740:00000040:bf140000 00003780:00000080:bf130000 00003800:00000040:bf120000 00003840:00000080:bf110000 000038c0:00000040:bf100000 00003900:00000080:bf0f0000 +[FPCONF] T div0.s 00000 00003980:00000080:bf0e0000 00003a00:00000040:bf0d0000 00003a40:00000080:bf0c0000 00003ac0:00000080:bf0b0000 00003b40:00000040:bf0a0000 00003b80:00000080:bf090000 00003c00:00000080:bf080000 00003c80:00000080:bf070000 +[FPCONF] T div0.s 00000 00003d00:00000040:bf060000 00003d40:00000080:bf050000 00003dc0:00000080:bf040000 00003e40:00000080:bf030000 00003ec0:00000080:bf020000 00003f40:000000c0:bf010000 00004000:00000080:beff0000 00004080:00000080:befd0000 +[FPCONF] T div0.s 00000 00004100:00000080:befb0000 00004180:00000080:bef90000 00004200:00000080:bef70000 00004280:00000080:bef50000 00004300:00000080:bef40000 00004380:00000080:bef20000 00004400:00000080:bef00000 00004480:00000080:beee0000 +[FPCONF] T div0.s 00000 00004500:00000080:beed0000 00004580:00000080:beeb0000 00004600:00000080:bee90000 00004680:00000080:bee80000 00004700:00000080:bee60000 00004780:00000080:bee40000 00004800:00000080:bee30000 00004880:00000080:bee10000 +[FPCONF] T div0.s 00000 00004900:00000080:bee00000 00004980:00000080:bede0000 00004a00:00000080:bedd0000 00004a80:00000080:bedb0000 00004b00:00000080:beda0000 00004b80:00000080:bed80000 00004c00:00000080:bed70000 00004c80:00000080:bed50000 +[FPCONF] T div0.s 00000 00004d00:00000080:bed40000 00004d80:00000080:bed30000 00004e00:00000080:bed10000 00004e80:00000080:bed00000 00004f00:00000080:becf0000 00004f80:00000080:becd0000 00005000:00000080:becc0000 00005080:00000080:becb0000 +[FPCONF] T div0.s 00000 00005100:00000080:beca0000 00005180:00000080:bec80000 00005200:00000080:bec70000 00005280:00000080:bec60000 00005300:00000080:bec50000 00005380:00000080:bec40000 00005400:00000080:bec20000 00005480:00000080:bec10000 +[FPCONF] T div0.s 00000 00005500:00000080:bec00000 00005580:00000080:bebf0000 00005600:00000080:bebe0000 00005680:00000080:bebd0000 00005700:00000080:bebc0000 00005780:00000080:bebb0000 00005800:00000080:beba0000 00005880:00000080:beb90000 +[FPCONF] T div0.s 00000 00005900:00000080:beb80000 00005980:00000080:beb70000 00005a00:00000080:beb60000 00005a80:00000080:beb50000 00005b00:00000080:beb40000 00005b80:00000080:beb30000 00005c00:00000080:beb20000 00005c80:00000080:beb10000 +[FPCONF] T div0.s 00000 00005d00:00000080:beb00000 00005d80:00000080:beaf0000 00005e00:00000080:beae0000 00005e80:00000080:bead0000 00005f00:00000080:beac0000 00005f80:00000080:beab0000 00006000:00000080:beaa0000 00006080:00000080:bea90000 +[FPCONF] T div0.s 00000 00006100:00000100:bea80000 00006200:00000080:bea70000 00006280:00000080:bea60000 00006300:00000080:bea50000 00006380:00000080:bea40000 00006400:00000100:bea30000 00006500:00000080:bea20000 00006580:00000080:bea10000 +[FPCONF] T div0.s 00000 00006600:00000080:bea00000 00006680:00000100:be9f0000 00006780:00000080:be9e0000 00006800:00000080:be9d0000 00006880:00000100:be9c0000 00006980:00000080:be9b0000 00006a00:00000080:be9a0000 00006a80:00000100:be990000 +[FPCONF] T div0.s 00000 00006b80:00000080:be980000 00006c00:00000100:be970000 00006d00:00000080:be960000 00006d80:00000100:be950000 00006e80:00000080:be940000 00006f00:00000100:be930000 00007000:00000080:be920000 00007080:00000100:be910000 +[FPCONF] T div0.s 00000 00007180:00000080:be900000 00007200:00000100:be8f0000 00007300:00000100:be8e0000 00007400:00000080:be8d0000 00007480:00000100:be8c0000 00007580:00000100:be8b0000 00007680:00000080:be8a0000 00007700:00000100:be890000 +[FPCONF] T div0.s 00000 00007800:00000100:be880000 00007900:00000100:be870000 00007a00:00000080:be860000 00007a80:00000100:be850000 00007b80:00000100:be840000 00007c80:00000100:be830000 00007d80:00000100:be820000 00007e80:00000180:be810000 +[FPCONF] T div0.s 00000 00008000:00000100:bf7f0000 00008100:00000100:bf7d0000 00008200:00000100:bf7b0000 00008300:00000100:bf790000 00008400:00000100:bf770000 00008500:00000100:bf750000 00008600:00000100:bf740000 00008700:00000100:bf720000 +[FPCONF] T div0.s 00000 00008800:00000100:bf700000 00008900:00000100:bf6e0000 00008a00:00000100:bf6d0000 00008b00:00000100:bf6b0000 00008c00:00000100:bf690000 00008d00:00000100:bf680000 00008e00:00000100:bf660000 00008f00:00000100:bf640000 +[FPCONF] T div0.s 00000 00009000:00000100:bf630000 00009100:00000100:bf610000 00009200:00000100:bf600000 00009300:00000100:bf5e0000 00009400:00000100:bf5d0000 00009500:00000100:bf5b0000 00009600:00000100:bf5a0000 00009700:00000100:bf580000 +[FPCONF] T div0.s 00000 00009800:00000100:bf570000 00009900:00000100:bf550000 00009a00:00000100:bf540000 00009b00:00000100:bf530000 00009c00:00000100:bf510000 00009d00:00000100:bf500000 00009e00:00000100:bf4f0000 00009f00:00000100:bf4d0000 +[FPCONF] T div0.s 00000 0000a000:00000100:bf4c0000 0000a100:00000100:bf4b0000 0000a200:00000100:bf4a0000 0000a300:00000100:bf480000 0000a400:00000100:bf470000 0000a500:00000100:bf460000 0000a600:00000100:bf450000 0000a700:00000100:bf440000 +[FPCONF] T div0.s 00000 0000a800:00000100:bf420000 0000a900:00000100:bf410000 0000aa00:00000100:bf400000 0000ab00:00000100:bf3f0000 0000ac00:00000100:bf3e0000 0000ad00:00000100:bf3d0000 0000ae00:00000100:bf3c0000 0000af00:00000100:bf3b0000 +[FPCONF] T div0.s 00000 0000b000:00000100:bf3a0000 0000b100:00000100:bf390000 0000b200:00000100:bf380000 0000b300:00000100:bf370000 0000b400:00000100:bf360000 0000b500:00000100:bf350000 0000b600:00000100:bf340000 0000b700:00000100:bf330000 +[FPCONF] T div0.s 00000 0000b800:00000100:bf320000 0000b900:00000100:bf310000 0000ba00:00000100:bf300000 0000bb00:00000100:bf2f0000 0000bc00:00000100:bf2e0000 0000bd00:00000100:bf2d0000 0000be00:00000100:bf2c0000 0000bf00:00000100:bf2b0000 +[FPCONF] T div0.s 00000 0000c000:00000100:bf2a0000 0000c100:00000100:bf290000 0000c200:00000200:bf280000 0000c400:00000100:bf270000 0000c500:00000100:bf260000 0000c600:00000100:bf250000 0000c700:00000100:bf240000 0000c800:00000200:bf230000 +[FPCONF] T div0.s 00000 0000ca00:00000100:bf220000 0000cb00:00000100:bf210000 0000cc00:00000100:bf200000 0000cd00:00000200:bf1f0000 0000cf00:00000100:bf1e0000 0000d000:00000100:bf1d0000 0000d100:00000200:bf1c0000 0000d300:00000100:bf1b0000 +[FPCONF] T div0.s 00000 0000d400:00000100:bf1a0000 0000d500:00000200:bf190000 0000d700:00000100:bf180000 0000d800:00000200:bf170000 0000da00:00000100:bf160000 0000db00:00000200:bf150000 0000dd00:00000100:bf140000 0000de00:00000200:bf130000 +[FPCONF] T div0.s 00000 0000e000:00000100:bf120000 0000e100:00000200:bf110000 0000e300:00000100:bf100000 0000e400:00000200:bf0f0000 0000e600:00000200:bf0e0000 0000e800:00000100:bf0d0000 0000e900:00000200:bf0c0000 0000eb00:00000200:bf0b0000 +[FPCONF] T div0.s 00000 0000ed00:00000100:bf0a0000 0000ee00:00000200:bf090000 0000f000:00000200:bf080000 0000f200:00000200:bf070000 0000f400:00000100:bf060000 0000f500:00000200:bf050000 0000f700:00000200:bf040000 0000f900:00000200:bf030000 +[FPCONF] T div0.s 00000 0000fb00:00000200:bf020000 0000fd00:00000300:bf010000 00010000:00000200:beff0000 00010200:00000200:befd0000 00010400:00000200:befb0000 00010600:00000200:bef90000 00010800:00000200:bef70000 00010a00:00000200:bef50000 +[FPCONF] T div0.s 00000 00010c00:00000200:bef40000 00010e00:00000200:bef20000 00011000:00000200:bef00000 00011200:00000200:beee0000 00011400:00000200:beed0000 00011600:00000200:beeb0000 00011800:00000200:bee90000 00011a00:00000200:bee80000 +[FPCONF] T div0.s 00000 00011c00:00000200:bee60000 00011e00:00000200:bee40000 00012000:00000200:bee30000 00012200:00000200:bee10000 00012400:00000200:bee00000 00012600:00000200:bede0000 00012800:00000200:bedd0000 00012a00:00000200:bedb0000 +[FPCONF] T div0.s 00000 00012c00:00000200:beda0000 00012e00:00000200:bed80000 00013000:00000200:bed70000 00013200:00000200:bed50000 00013400:00000200:bed40000 00013600:00000200:bed30000 00013800:00000200:bed10000 00013a00:00000200:bed00000 +[FPCONF] T div0.s 00000 00013c00:00000200:becf0000 00013e00:00000200:becd0000 00014000:00000200:becc0000 00014200:00000200:becb0000 00014400:00000200:beca0000 00014600:00000200:bec80000 00014800:00000200:bec70000 00014a00:00000200:bec60000 +[FPCONF] T div0.s 00000 00014c00:00000200:bec50000 00014e00:00000200:bec40000 00015000:00000200:bec20000 00015200:00000200:bec10000 00015400:00000200:bec00000 00015600:00000200:bebf0000 00015800:00000200:bebe0000 00015a00:00000200:bebd0000 +[FPCONF] T div0.s 00000 00015c00:00000200:bebc0000 00015e00:00000200:bebb0000 00016000:00000200:beba0000 00016200:00000200:beb90000 00016400:00000200:beb80000 00016600:00000200:beb70000 00016800:00000200:beb60000 00016a00:00000200:beb50000 +[FPCONF] T div0.s 00000 00016c00:00000200:beb40000 00016e00:00000200:beb30000 00017000:00000200:beb20000 00017200:00000200:beb10000 00017400:00000200:beb00000 00017600:00000200:beaf0000 00017800:00000200:beae0000 00017a00:00000200:bead0000 +[FPCONF] T div0.s 00000 00017c00:00000200:beac0000 00017e00:00000200:beab0000 00018000:00000200:beaa0000 00018200:00000200:bea90000 00018400:00000400:bea80000 00018800:00000200:bea70000 00018a00:00000200:bea60000 00018c00:00000200:bea50000 +[FPCONF] T div0.s 00000 00018e00:00000200:bea40000 00019000:00000400:bea30000 00019400:00000200:bea20000 00019600:00000200:bea10000 00019800:00000200:bea00000 00019a00:00000400:be9f0000 00019e00:00000200:be9e0000 0001a000:00000200:be9d0000 +[FPCONF] T div0.s 00000 0001a200:00000400:be9c0000 0001a600:00000200:be9b0000 0001a800:00000200:be9a0000 0001aa00:00000400:be990000 0001ae00:00000200:be980000 0001b000:00000400:be970000 0001b400:00000200:be960000 0001b600:00000400:be950000 +[FPCONF] T div0.s 00000 0001ba00:00000200:be940000 0001bc00:00000400:be930000 0001c000:00000200:be920000 0001c200:00000400:be910000 0001c600:00000200:be900000 0001c800:00000400:be8f0000 0001cc00:00000400:be8e0000 0001d000:00000200:be8d0000 +[FPCONF] T div0.s 00000 0001d200:00000400:be8c0000 0001d600:00000400:be8b0000 0001da00:00000200:be8a0000 0001dc00:00000400:be890000 0001e000:00000400:be880000 0001e400:00000400:be870000 0001e800:00000200:be860000 0001ea00:00000400:be850000 +[FPCONF] T div0.s 00000 0001ee00:00000400:be840000 0001f200:00000400:be830000 0001f600:00000400:be820000 0001fa00:00000600:be810000 00020000:00000400:bf7f0000 00020400:00000400:bf7d0000 00020800:00000400:bf7b0000 00020c00:00000400:bf790000 +[FPCONF] T div0.s 00000 00021000:00000400:bf770000 00021400:00000400:bf750000 00021800:00000400:bf740000 00021c00:00000400:bf720000 00022000:00000400:bf700000 00022400:00000400:bf6e0000 00022800:00000400:bf6d0000 00022c00:00000400:bf6b0000 +[FPCONF] T div0.s 00000 00023000:00000400:bf690000 00023400:00000400:bf680000 00023800:00000400:bf660000 00023c00:00000400:bf640000 00024000:00000400:bf630000 00024400:00000400:bf610000 00024800:00000400:bf600000 00024c00:00000400:bf5e0000 +[FPCONF] T div0.s 00000 00025000:00000400:bf5d0000 00025400:00000400:bf5b0000 00025800:00000400:bf5a0000 00025c00:00000400:bf580000 00026000:00000400:bf570000 00026400:00000400:bf550000 00026800:00000400:bf540000 00026c00:00000400:bf530000 +[FPCONF] T div0.s 00000 00027000:00000400:bf510000 00027400:00000400:bf500000 00027800:00000400:bf4f0000 00027c00:00000400:bf4d0000 00028000:00000400:bf4c0000 00028400:00000400:bf4b0000 00028800:00000400:bf4a0000 00028c00:00000400:bf480000 +[FPCONF] T div0.s 00000 00029000:00000400:bf470000 00029400:00000400:bf460000 00029800:00000400:bf450000 00029c00:00000400:bf440000 0002a000:00000400:bf420000 0002a400:00000400:bf410000 0002a800:00000400:bf400000 0002ac00:00000400:bf3f0000 +[FPCONF] T div0.s 00000 0002b000:00000400:bf3e0000 0002b400:00000400:bf3d0000 0002b800:00000400:bf3c0000 0002bc00:00000400:bf3b0000 0002c000:00000400:bf3a0000 0002c400:00000400:bf390000 0002c800:00000400:bf380000 0002cc00:00000400:bf370000 +[FPCONF] T div0.s 00000 0002d000:00000400:bf360000 0002d400:00000400:bf350000 0002d800:00000400:bf340000 0002dc00:00000400:bf330000 0002e000:00000400:bf320000 0002e400:00000400:bf310000 0002e800:00000400:bf300000 0002ec00:00000400:bf2f0000 +[FPCONF] T div0.s 00000 0002f000:00000400:bf2e0000 0002f400:00000400:bf2d0000 0002f800:00000400:bf2c0000 0002fc00:00000400:bf2b0000 00030000:00000400:bf2a0000 00030400:00000400:bf290000 00030800:00000800:bf280000 00031000:00000400:bf270000 +[FPCONF] T div0.s 00000 00031400:00000400:bf260000 00031800:00000400:bf250000 00031c00:00000400:bf240000 00032000:00000800:bf230000 00032800:00000400:bf220000 00032c00:00000400:bf210000 00033000:00000400:bf200000 00033400:00000800:bf1f0000 +[FPCONF] T div0.s 00000 00033c00:00000400:bf1e0000 00034000:00000400:bf1d0000 00034400:00000800:bf1c0000 00034c00:00000400:bf1b0000 00035000:00000400:bf1a0000 00035400:00000800:bf190000 00035c00:00000400:bf180000 00036000:00000800:bf170000 +[FPCONF] T div0.s 00000 00036800:00000400:bf160000 00036c00:00000800:bf150000 00037400:00000400:bf140000 00037800:00000800:bf130000 00038000:00000400:bf120000 00038400:00000800:bf110000 00038c00:00000400:bf100000 00039000:00000800:bf0f0000 +[FPCONF] T div0.s 00000 00039800:00000800:bf0e0000 0003a000:00000400:bf0d0000 0003a400:00000800:bf0c0000 0003ac00:00000800:bf0b0000 0003b400:00000400:bf0a0000 0003b800:00000800:bf090000 0003c000:00000800:bf080000 0003c800:00000800:bf070000 +[FPCONF] T div0.s 00000 0003d000:00000400:bf060000 0003d400:00000800:bf050000 0003dc00:00000800:bf040000 0003e400:00000800:bf030000 0003ec00:00000800:bf020000 0003f400:00000c00:bf010000 00040000:00000800:beff0000 00040800:00000800:befd0000 +[FPCONF] T div0.s 00000 00041000:00000800:befb0000 00041800:00000800:bef90000 00042000:00000800:bef70000 00042800:00000800:bef50000 00043000:00000800:bef40000 00043800:00000800:bef20000 00044000:00000800:bef00000 00044800:00000800:beee0000 +[FPCONF] T div0.s 00000 00045000:00000800:beed0000 00045800:00000800:beeb0000 00046000:00000800:bee90000 00046800:00000800:bee80000 00047000:00000800:bee60000 00047800:00000800:bee40000 00048000:00000800:bee30000 00048800:00000800:bee10000 +[FPCONF] T div0.s 00000 00049000:00000800:bee00000 00049800:00000800:bede0000 0004a000:00000800:bedd0000 0004a800:00000800:bedb0000 0004b000:00000800:beda0000 0004b800:00000800:bed80000 0004c000:00000800:bed70000 0004c800:00000800:bed50000 +[FPCONF] T div0.s 00000 0004d000:00000800:bed40000 0004d800:00000800:bed30000 0004e000:00000800:bed10000 0004e800:00000800:bed00000 0004f000:00000800:becf0000 0004f800:00000800:becd0000 00050000:00000800:becc0000 00050800:00000800:becb0000 +[FPCONF] T div0.s 00000 00051000:00000800:beca0000 00051800:00000800:bec80000 00052000:00000800:bec70000 00052800:00000800:bec60000 00053000:00000800:bec50000 00053800:00000800:bec40000 00054000:00000800:bec20000 00054800:00000800:bec10000 +[FPCONF] T div0.s 00000 00055000:00000800:bec00000 00055800:00000800:bebf0000 00056000:00000800:bebe0000 00056800:00000800:bebd0000 00057000:00000800:bebc0000 00057800:00000800:bebb0000 00058000:00000800:beba0000 00058800:00000800:beb90000 +[FPCONF] T div0.s 00000 00059000:00000800:beb80000 00059800:00000800:beb70000 0005a000:00000800:beb60000 0005a800:00000800:beb50000 0005b000:00000800:beb40000 0005b800:00000800:beb30000 0005c000:00000800:beb20000 0005c800:00000800:beb10000 +[FPCONF] T div0.s 00000 0005d000:00000800:beb00000 0005d800:00000800:beaf0000 0005e000:00000800:beae0000 0005e800:00000800:bead0000 0005f000:00000800:beac0000 0005f800:00000800:beab0000 00060000:00000800:beaa0000 00060800:00000800:bea90000 +[FPCONF] T div0.s 00000 00061000:00001000:bea80000 00062000:00000800:bea70000 00062800:00000800:bea60000 00063000:00000800:bea50000 00063800:00000800:bea40000 00064000:00001000:bea30000 00065000:00000800:bea20000 00065800:00000800:bea10000 +[FPCONF] T div0.s 00000 00066000:00000800:bea00000 00066800:00001000:be9f0000 00067800:00000800:be9e0000 00068000:00000800:be9d0000 00068800:00001000:be9c0000 00069800:00000800:be9b0000 0006a000:00000800:be9a0000 0006a800:00001000:be990000 +[FPCONF] T div0.s 00000 0006b800:00000800:be980000 0006c000:00001000:be970000 0006d000:00000800:be960000 0006d800:00001000:be950000 0006e800:00000800:be940000 0006f000:00001000:be930000 00070000:00000800:be920000 00070800:00001000:be910000 +[FPCONF] T div0.s 00000 00071800:00000800:be900000 00072000:00001000:be8f0000 00073000:00001000:be8e0000 00074000:00000800:be8d0000 00074800:00001000:be8c0000 00075800:00001000:be8b0000 00076800:00000800:be8a0000 00077000:00001000:be890000 +[FPCONF] T div0.s 00000 00078000:00001000:be880000 00079000:00001000:be870000 0007a000:00000800:be860000 0007a800:00001000:be850000 0007b800:00001000:be840000 0007c800:00001000:be830000 0007d800:00001000:be820000 0007e800:00001800:be810000 +[FPCONF] T div0.s 00000 00080000:00001000:bf7f0000 00081000:00001000:bf7d0000 00082000:00001000:bf7b0000 00083000:00001000:bf790000 00084000:00001000:bf770000 00085000:00001000:bf750000 00086000:00001000:bf740000 00087000:00001000:bf720000 +[FPCONF] T div0.s 00000 00088000:00001000:bf700000 00089000:00001000:bf6e0000 0008a000:00001000:bf6d0000 0008b000:00001000:bf6b0000 0008c000:00001000:bf690000 0008d000:00001000:bf680000 0008e000:00001000:bf660000 0008f000:00001000:bf640000 +[FPCONF] T div0.s 00000 00090000:00001000:bf630000 00091000:00001000:bf610000 00092000:00001000:bf600000 00093000:00001000:bf5e0000 00094000:00001000:bf5d0000 00095000:00001000:bf5b0000 00096000:00001000:bf5a0000 00097000:00001000:bf580000 +[FPCONF] T div0.s 00000 00098000:00001000:bf570000 00099000:00001000:bf550000 0009a000:00001000:bf540000 0009b000:00001000:bf530000 0009c000:00001000:bf510000 0009d000:00001000:bf500000 0009e000:00001000:bf4f0000 0009f000:00001000:bf4d0000 +[FPCONF] T div0.s 00000 000a0000:00001000:bf4c0000 000a1000:00001000:bf4b0000 000a2000:00001000:bf4a0000 000a3000:00001000:bf480000 000a4000:00001000:bf470000 000a5000:00001000:bf460000 000a6000:00001000:bf450000 000a7000:00001000:bf440000 +[FPCONF] T div0.s 00000 000a8000:00001000:bf420000 000a9000:00001000:bf410000 000aa000:00001000:bf400000 000ab000:00001000:bf3f0000 000ac000:00001000:bf3e0000 000ad000:00001000:bf3d0000 000ae000:00001000:bf3c0000 000af000:00001000:bf3b0000 +[FPCONF] T div0.s 00000 000b0000:00001000:bf3a0000 000b1000:00001000:bf390000 000b2000:00001000:bf380000 000b3000:00001000:bf370000 000b4000:00001000:bf360000 000b5000:00001000:bf350000 000b6000:00001000:bf340000 000b7000:00001000:bf330000 +[FPCONF] T div0.s 00000 000b8000:00001000:bf320000 000b9000:00001000:bf310000 000ba000:00001000:bf300000 000bb000:00001000:bf2f0000 000bc000:00001000:bf2e0000 000bd000:00001000:bf2d0000 000be000:00001000:bf2c0000 000bf000:00001000:bf2b0000 +[FPCONF] T div0.s 00000 000c0000:00001000:bf2a0000 000c1000:00001000:bf290000 000c2000:00002000:bf280000 000c4000:00001000:bf270000 000c5000:00001000:bf260000 000c6000:00001000:bf250000 000c7000:00001000:bf240000 000c8000:00002000:bf230000 +[FPCONF] T div0.s 00000 000ca000:00001000:bf220000 000cb000:00001000:bf210000 000cc000:00001000:bf200000 000cd000:00002000:bf1f0000 000cf000:00001000:bf1e0000 000d0000:00001000:bf1d0000 000d1000:00002000:bf1c0000 000d3000:00001000:bf1b0000 +[FPCONF] T div0.s 00000 000d4000:00001000:bf1a0000 000d5000:00002000:bf190000 000d7000:00001000:bf180000 000d8000:00002000:bf170000 000da000:00001000:bf160000 000db000:00002000:bf150000 000dd000:00001000:bf140000 000de000:00002000:bf130000 +[FPCONF] T div0.s 00000 000e0000:00001000:bf120000 000e1000:00002000:bf110000 000e3000:00001000:bf100000 000e4000:00002000:bf0f0000 000e6000:00002000:bf0e0000 000e8000:00001000:bf0d0000 000e9000:00002000:bf0c0000 000eb000:00002000:bf0b0000 +[FPCONF] T div0.s 00000 000ed000:00001000:bf0a0000 000ee000:00002000:bf090000 000f0000:00002000:bf080000 000f2000:00002000:bf070000 000f4000:00001000:bf060000 000f5000:00002000:bf050000 000f7000:00002000:bf040000 000f9000:00002000:bf030000 +[FPCONF] T div0.s 00000 000fb000:00002000:bf020000 000fd000:00003000:bf010000 00100000:00002000:beff0000 00102000:00002000:befd0000 00104000:00002000:befb0000 00106000:00002000:bef90000 00108000:00002000:bef70000 0010a000:00002000:bef50000 +[FPCONF] T div0.s 00000 0010c000:00002000:bef40000 0010e000:00002000:bef20000 00110000:00002000:bef00000 00112000:00002000:beee0000 00114000:00002000:beed0000 00116000:00002000:beeb0000 00118000:00002000:bee90000 0011a000:00002000:bee80000 +[FPCONF] T div0.s 00000 0011c000:00002000:bee60000 0011e000:00002000:bee40000 00120000:00002000:bee30000 00122000:00002000:bee10000 00124000:00002000:bee00000 00126000:00002000:bede0000 00128000:00002000:bedd0000 0012a000:00002000:bedb0000 +[FPCONF] T div0.s 00000 0012c000:00002000:beda0000 0012e000:00002000:bed80000 00130000:00002000:bed70000 00132000:00002000:bed50000 00134000:00002000:bed40000 00136000:00002000:bed30000 00138000:00002000:bed10000 0013a000:00002000:bed00000 +[FPCONF] T div0.s 00000 0013c000:00002000:becf0000 0013e000:00002000:becd0000 00140000:00002000:becc0000 00142000:00002000:becb0000 00144000:00002000:beca0000 00146000:00002000:bec80000 00148000:00002000:bec70000 0014a000:00002000:bec60000 +[FPCONF] T div0.s 00000 0014c000:00002000:bec50000 0014e000:00002000:bec40000 00150000:00002000:bec20000 00152000:00002000:bec10000 00154000:00002000:bec00000 00156000:00002000:bebf0000 00158000:00002000:bebe0000 0015a000:00002000:bebd0000 +[FPCONF] T div0.s 00000 0015c000:00002000:bebc0000 0015e000:00002000:bebb0000 00160000:00002000:beba0000 00162000:00002000:beb90000 00164000:00002000:beb80000 00166000:00002000:beb70000 00168000:00002000:beb60000 0016a000:00002000:beb50000 +[FPCONF] T div0.s 00000 0016c000:00002000:beb40000 0016e000:00002000:beb30000 00170000:00002000:beb20000 00172000:00002000:beb10000 00174000:00002000:beb00000 00176000:00002000:beaf0000 00178000:00002000:beae0000 0017a000:00002000:bead0000 +[FPCONF] T div0.s 00000 0017c000:00002000:beac0000 0017e000:00002000:beab0000 00180000:00002000:beaa0000 00182000:00002000:bea90000 00184000:00004000:bea80000 00188000:00002000:bea70000 0018a000:00002000:bea60000 0018c000:00002000:bea50000 +[FPCONF] T div0.s 00000 0018e000:00002000:bea40000 00190000:00004000:bea30000 00194000:00002000:bea20000 00196000:00002000:bea10000 00198000:00002000:bea00000 0019a000:00004000:be9f0000 0019e000:00002000:be9e0000 001a0000:00002000:be9d0000 +[FPCONF] T div0.s 00000 001a2000:00004000:be9c0000 001a6000:00002000:be9b0000 001a8000:00002000:be9a0000 001aa000:00004000:be990000 001ae000:00002000:be980000 001b0000:00004000:be970000 001b4000:00002000:be960000 001b6000:00004000:be950000 +[FPCONF] T div0.s 00000 001ba000:00002000:be940000 001bc000:00004000:be930000 001c0000:00002000:be920000 001c2000:00004000:be910000 001c6000:00002000:be900000 001c8000:00004000:be8f0000 001cc000:00004000:be8e0000 001d0000:00002000:be8d0000 +[FPCONF] T div0.s 00000 001d2000:00004000:be8c0000 001d6000:00004000:be8b0000 001da000:00002000:be8a0000 001dc000:00004000:be890000 001e0000:00004000:be880000 001e4000:00004000:be870000 001e8000:00002000:be860000 001ea000:00004000:be850000 +[FPCONF] T div0.s 00000 001ee000:00004000:be840000 001f2000:00004000:be830000 001f6000:00004000:be820000 001fa000:00006000:be810000 00200000:00004000:bf7f0000 00204000:00004000:bf7d0000 00208000:00004000:bf7b0000 0020c000:00004000:bf790000 +[FPCONF] T div0.s 00000 00210000:00004000:bf770000 00214000:00004000:bf750000 00218000:00004000:bf740000 0021c000:00004000:bf720000 00220000:00004000:bf700000 00224000:00004000:bf6e0000 00228000:00004000:bf6d0000 0022c000:00004000:bf6b0000 +[FPCONF] T div0.s 00000 00230000:00004000:bf690000 00234000:00004000:bf680000 00238000:00004000:bf660000 0023c000:00004000:bf640000 00240000:00004000:bf630000 00244000:00004000:bf610000 00248000:00004000:bf600000 0024c000:00004000:bf5e0000 +[FPCONF] T div0.s 00000 00250000:00004000:bf5d0000 00254000:00004000:bf5b0000 00258000:00004000:bf5a0000 0025c000:00004000:bf580000 00260000:00004000:bf570000 00264000:00004000:bf550000 00268000:00004000:bf540000 0026c000:00004000:bf530000 +[FPCONF] T div0.s 00000 00270000:00004000:bf510000 00274000:00004000:bf500000 00278000:00004000:bf4f0000 0027c000:00004000:bf4d0000 00280000:00004000:bf4c0000 00284000:00004000:bf4b0000 00288000:00004000:bf4a0000 0028c000:00004000:bf480000 +[FPCONF] T div0.s 00000 00290000:00004000:bf470000 00294000:00004000:bf460000 00298000:00004000:bf450000 0029c000:00004000:bf440000 002a0000:00004000:bf420000 002a4000:00004000:bf410000 002a8000:00004000:bf400000 002ac000:00004000:bf3f0000 +[FPCONF] T div0.s 00000 002b0000:00004000:bf3e0000 002b4000:00004000:bf3d0000 002b8000:00004000:bf3c0000 002bc000:00004000:bf3b0000 002c0000:00004000:bf3a0000 002c4000:00004000:bf390000 002c8000:00004000:bf380000 002cc000:00004000:bf370000 +[FPCONF] T div0.s 00000 002d0000:00004000:bf360000 002d4000:00004000:bf350000 002d8000:00004000:bf340000 002dc000:00004000:bf330000 002e0000:00004000:bf320000 002e4000:00004000:bf310000 002e8000:00004000:bf300000 002ec000:00004000:bf2f0000 +[FPCONF] T div0.s 00000 002f0000:00004000:bf2e0000 002f4000:00004000:bf2d0000 002f8000:00004000:bf2c0000 002fc000:00004000:bf2b0000 00300000:00004000:bf2a0000 00304000:00004000:bf290000 00308000:00008000:bf280000 00310000:00004000:bf270000 +[FPCONF] T div0.s 00000 00314000:00004000:bf260000 00318000:00004000:bf250000 0031c000:00004000:bf240000 00320000:00008000:bf230000 00328000:00004000:bf220000 0032c000:00004000:bf210000 00330000:00004000:bf200000 00334000:00008000:bf1f0000 +[FPCONF] T div0.s 00000 0033c000:00004000:bf1e0000 00340000:00004000:bf1d0000 00344000:00008000:bf1c0000 0034c000:00004000:bf1b0000 00350000:00004000:bf1a0000 00354000:00008000:bf190000 0035c000:00004000:bf180000 00360000:00008000:bf170000 +[FPCONF] T div0.s 00000 00368000:00004000:bf160000 0036c000:00008000:bf150000 00374000:00004000:bf140000 00378000:00008000:bf130000 00380000:00004000:bf120000 00384000:00008000:bf110000 0038c000:00004000:bf100000 00390000:00008000:bf0f0000 +[FPCONF] T div0.s 00000 00398000:00008000:bf0e0000 003a0000:00004000:bf0d0000 003a4000:00008000:bf0c0000 003ac000:00008000:bf0b0000 003b4000:00004000:bf0a0000 003b8000:00008000:bf090000 003c0000:00008000:bf080000 003c8000:00008000:bf070000 +[FPCONF] T div0.s 00000 003d0000:00004000:bf060000 003d4000:00008000:bf050000 003dc000:00008000:bf040000 003e4000:00008000:bf030000 003ec000:00008000:bf020000 003f4000:0000c000:bf010000 00400000:00008000:beff0000 00408000:00008000:befd0000 +[FPCONF] T div0.s 00000 00410000:00008000:befb0000 00418000:00008000:bef90000 00420000:00008000:bef70000 00428000:00008000:bef50000 00430000:00008000:bef40000 00438000:00008000:bef20000 00440000:00008000:bef00000 00448000:00008000:beee0000 +[FPCONF] T div0.s 00000 00450000:00008000:beed0000 00458000:00008000:beeb0000 00460000:00008000:bee90000 00468000:00008000:bee80000 00470000:00008000:bee60000 00478000:00008000:bee40000 00480000:00008000:bee30000 00488000:00008000:bee10000 +[FPCONF] T div0.s 00000 00490000:00008000:bee00000 00498000:00008000:bede0000 004a0000:00008000:bedd0000 004a8000:00008000:bedb0000 004b0000:00008000:beda0000 004b8000:00008000:bed80000 004c0000:00008000:bed70000 004c8000:00008000:bed50000 +[FPCONF] T div0.s 00000 004d0000:00008000:bed40000 004d8000:00008000:bed30000 004e0000:00008000:bed10000 004e8000:00008000:bed00000 004f0000:00008000:becf0000 004f8000:00008000:becd0000 00500000:00008000:becc0000 00508000:00008000:becb0000 +[FPCONF] T div0.s 00000 00510000:00008000:beca0000 00518000:00008000:bec80000 00520000:00008000:bec70000 00528000:00008000:bec60000 00530000:00008000:bec50000 00538000:00008000:bec40000 00540000:00008000:bec20000 00548000:00008000:bec10000 +[FPCONF] T div0.s 00000 00550000:00008000:bec00000 00558000:00008000:bebf0000 00560000:00008000:bebe0000 00568000:00008000:bebd0000 00570000:00008000:bebc0000 00578000:00008000:bebb0000 00580000:00008000:beba0000 00588000:00008000:beb90000 +[FPCONF] T div0.s 00000 00590000:00008000:beb80000 00598000:00008000:beb70000 005a0000:00008000:beb60000 005a8000:00008000:beb50000 005b0000:00008000:beb40000 005b8000:00008000:beb30000 005c0000:00008000:beb20000 005c8000:00008000:beb10000 +[FPCONF] T div0.s 00000 005d0000:00008000:beb00000 005d8000:00008000:beaf0000 005e0000:00008000:beae0000 005e8000:00008000:bead0000 005f0000:00008000:beac0000 005f8000:00008000:beab0000 00600000:00008000:beaa0000 00608000:00008000:bea90000 +[FPCONF] T div0.s 00000 00610000:00010000:bea80000 00620000:00008000:bea70000 00628000:00008000:bea60000 00630000:00008000:bea50000 00638000:00008000:bea40000 00640000:00010000:bea30000 00650000:00008000:bea20000 00658000:00008000:bea10000 +[FPCONF] T div0.s 00000 00660000:00008000:bea00000 00668000:00010000:be9f0000 00678000:00008000:be9e0000 00680000:00008000:be9d0000 00688000:00010000:be9c0000 00698000:00008000:be9b0000 006a0000:00008000:be9a0000 006a8000:00010000:be990000 +[FPCONF] T div0.s 00000 006b8000:00008000:be980000 006c0000:00010000:be970000 006d0000:00008000:be960000 006d8000:00010000:be950000 006e8000:00008000:be940000 006f0000:00010000:be930000 00700000:00008000:be920000 00708000:00010000:be910000 +[FPCONF] T div0.s 00000 00718000:00008000:be900000 00720000:00010000:be8f0000 00730000:00010000:be8e0000 00740000:00008000:be8d0000 00748000:00010000:be8c0000 00758000:00010000:be8b0000 00768000:00008000:be8a0000 00770000:00010000:be890000 +[FPCONF] T div0.s 00000 00780000:00010000:be880000 00790000:00010000:be870000 007a0000:00008000:be860000 007a8000:00010000:be850000 007b8000:00010000:be840000 007c8000:00010000:be830000 007d8000:00010000:be820000 007e8000:00018000:be810000 +[FPCONF] END table=div0.s exp=0 sign=1 runs=1824 aborted=0 +[FPCONF] TABLE op=div0.s exp=127 sign=1 significand-bits=23 +[FPCONF] T div0.s 00127 00000000:00010000:bf7f0000 00010000:00010000:bf7d0000 00020000:00010000:bf7b0000 00030000:00010000:bf790000 00040000:00010000:bf770000 00050000:00010000:bf750000 00060000:00010000:bf740000 00070000:00010000:bf720000 +[FPCONF] T div0.s 00127 00080000:00010000:bf700000 00090000:00010000:bf6e0000 000a0000:00010000:bf6d0000 000b0000:00010000:bf6b0000 000c0000:00010000:bf690000 000d0000:00010000:bf680000 000e0000:00010000:bf660000 000f0000:00010000:bf640000 +[FPCONF] T div0.s 00127 00100000:00010000:bf630000 00110000:00010000:bf610000 00120000:00010000:bf600000 00130000:00010000:bf5e0000 00140000:00010000:bf5d0000 00150000:00010000:bf5b0000 00160000:00010000:bf5a0000 00170000:00010000:bf580000 +[FPCONF] T div0.s 00127 00180000:00010000:bf570000 00190000:00010000:bf550000 001a0000:00010000:bf540000 001b0000:00010000:bf530000 001c0000:00010000:bf510000 001d0000:00010000:bf500000 001e0000:00010000:bf4f0000 001f0000:00010000:bf4d0000 +[FPCONF] T div0.s 00127 00200000:00010000:bf4c0000 00210000:00010000:bf4b0000 00220000:00010000:bf4a0000 00230000:00010000:bf480000 00240000:00010000:bf470000 00250000:00010000:bf460000 00260000:00010000:bf450000 00270000:00010000:bf440000 +[FPCONF] T div0.s 00127 00280000:00010000:bf420000 00290000:00010000:bf410000 002a0000:00010000:bf400000 002b0000:00010000:bf3f0000 002c0000:00010000:bf3e0000 002d0000:00010000:bf3d0000 002e0000:00010000:bf3c0000 002f0000:00010000:bf3b0000 +[FPCONF] T div0.s 00127 00300000:00010000:bf3a0000 00310000:00010000:bf390000 00320000:00010000:bf380000 00330000:00010000:bf370000 00340000:00010000:bf360000 00350000:00010000:bf350000 00360000:00010000:bf340000 00370000:00010000:bf330000 +[FPCONF] T div0.s 00127 00380000:00010000:bf320000 00390000:00010000:bf310000 003a0000:00010000:bf300000 003b0000:00010000:bf2f0000 003c0000:00010000:bf2e0000 003d0000:00010000:bf2d0000 003e0000:00010000:bf2c0000 003f0000:00010000:bf2b0000 +[FPCONF] T div0.s 00127 00400000:00010000:bf2a0000 00410000:00010000:bf290000 00420000:00020000:bf280000 00440000:00010000:bf270000 00450000:00010000:bf260000 00460000:00010000:bf250000 00470000:00010000:bf240000 00480000:00020000:bf230000 +[FPCONF] T div0.s 00127 004a0000:00010000:bf220000 004b0000:00010000:bf210000 004c0000:00010000:bf200000 004d0000:00020000:bf1f0000 004f0000:00010000:bf1e0000 00500000:00010000:bf1d0000 00510000:00020000:bf1c0000 00530000:00010000:bf1b0000 +[FPCONF] T div0.s 00127 00540000:00010000:bf1a0000 00550000:00020000:bf190000 00570000:00010000:bf180000 00580000:00020000:bf170000 005a0000:00010000:bf160000 005b0000:00020000:bf150000 005d0000:00010000:bf140000 005e0000:00020000:bf130000 +[FPCONF] T div0.s 00127 00600000:00010000:bf120000 00610000:00020000:bf110000 00630000:00010000:bf100000 00640000:00020000:bf0f0000 00660000:00020000:bf0e0000 00680000:00010000:bf0d0000 00690000:00020000:bf0c0000 006b0000:00020000:bf0b0000 +[FPCONF] T div0.s 00127 006d0000:00010000:bf0a0000 006e0000:00020000:bf090000 00700000:00020000:bf080000 00720000:00020000:bf070000 00740000:00010000:bf060000 00750000:00020000:bf050000 00770000:00020000:bf040000 00790000:00020000:bf030000 +[FPCONF] T div0.s 00127 007b0000:00020000:bf020000 007d0000:00030000:bf010000 +[FPCONF] END table=div0.s exp=127 sign=1 runs=106 aborted=0 +[FPCONF] TABLE op=div0.s exp=255 sign=1 significand-bits=23 +[FPCONF] T div0.s 00255 00000000:00010000:bf7f0000 00010000:00010000:bf7d0000 00020000:00010000:bf7b0000 00030000:00010000:bf790000 00040000:00010000:bf770000 00050000:00010000:bf750000 00060000:00010000:bf740000 00070000:00010000:bf720000 +[FPCONF] T div0.s 00255 00080000:00010000:bf700000 00090000:00010000:bf6e0000 000a0000:00010000:bf6d0000 000b0000:00010000:bf6b0000 000c0000:00010000:bf690000 000d0000:00010000:bf680000 000e0000:00010000:bf660000 000f0000:00010000:bf640000 +[FPCONF] T div0.s 00255 00100000:00010000:bf630000 00110000:00010000:bf610000 00120000:00010000:bf600000 00130000:00010000:bf5e0000 00140000:00010000:bf5d0000 00150000:00010000:bf5b0000 00160000:00010000:bf5a0000 00170000:00010000:bf580000 +[FPCONF] T div0.s 00255 00180000:00010000:bf570000 00190000:00010000:bf550000 001a0000:00010000:bf540000 001b0000:00010000:bf530000 001c0000:00010000:bf510000 001d0000:00010000:bf500000 001e0000:00010000:bf4f0000 001f0000:00010000:bf4d0000 +[FPCONF] T div0.s 00255 00200000:00010000:bf4c0000 00210000:00010000:bf4b0000 00220000:00010000:bf4a0000 00230000:00010000:bf480000 00240000:00010000:bf470000 00250000:00010000:bf460000 00260000:00010000:bf450000 00270000:00010000:bf440000 +[FPCONF] T div0.s 00255 00280000:00010000:bf420000 00290000:00010000:bf410000 002a0000:00010000:bf400000 002b0000:00010000:bf3f0000 002c0000:00010000:bf3e0000 002d0000:00010000:bf3d0000 002e0000:00010000:bf3c0000 002f0000:00010000:bf3b0000 +[FPCONF] T div0.s 00255 00300000:00010000:bf3a0000 00310000:00010000:bf390000 00320000:00010000:bf380000 00330000:00010000:bf370000 00340000:00010000:bf360000 00350000:00010000:bf350000 00360000:00010000:bf340000 00370000:00010000:bf330000 +[FPCONF] T div0.s 00255 00380000:00010000:bf320000 00390000:00010000:bf310000 003a0000:00010000:bf300000 003b0000:00010000:bf2f0000 003c0000:00010000:bf2e0000 003d0000:00010000:bf2d0000 003e0000:00010000:bf2c0000 003f0000:00010000:bf2b0000 +[FPCONF] T div0.s 00255 00400000:00010000:bf2a0000 00410000:00010000:bf290000 00420000:00020000:bf280000 00440000:00010000:bf270000 00450000:00010000:bf260000 00460000:00010000:bf250000 00470000:00010000:bf240000 00480000:00020000:bf230000 +[FPCONF] T div0.s 00255 004a0000:00010000:bf220000 004b0000:00010000:bf210000 004c0000:00010000:bf200000 004d0000:00020000:bf1f0000 004f0000:00010000:bf1e0000 00500000:00010000:bf1d0000 00510000:00020000:bf1c0000 00530000:00010000:bf1b0000 +[FPCONF] T div0.s 00255 00540000:00010000:bf1a0000 00550000:00020000:bf190000 00570000:00010000:bf180000 00580000:00020000:bf170000 005a0000:00010000:bf160000 005b0000:00020000:bf150000 005d0000:00010000:bf140000 005e0000:00020000:bf130000 +[FPCONF] T div0.s 00255 00600000:00010000:bf120000 00610000:00020000:bf110000 00630000:00010000:bf100000 00640000:00020000:bf0f0000 00660000:00020000:bf0e0000 00680000:00010000:bf0d0000 00690000:00020000:bf0c0000 006b0000:00020000:bf0b0000 +[FPCONF] T div0.s 00255 006d0000:00010000:bf0a0000 006e0000:00020000:bf090000 00700000:00020000:bf080000 00720000:00020000:bf070000 00740000:00010000:bf060000 00750000:00020000:bf050000 00770000:00020000:bf040000 00790000:00020000:bf030000 +[FPCONF] T div0.s 00255 007b0000:00020000:bf020000 007d0000:00030000:bf010000 +[FPCONF] END table=div0.s exp=255 sign=1 runs=106 aborted=0 +[FPCONF] END-ALL tables=60 sweeps=15 +[FPCONF] done diff --git a/lp-xt/lp-xt-emu/tests/fixtures/fp/convert.txt b/lp-xt/lp-xt-emu/tests/fixtures/fp/convert.txt index 24064fc32..e78e03557 100644 --- a/lp-xt/lp-xt-emu/tests/fixtures/fp/convert.txt +++ b/lp-xt/lp-xt-emu/tests/fixtures/fp/convert.txt @@ -3,551 +3,554 @@ # predicted: lp-xt-emu (host), BEFORE any hardware run — M6 P4, D2. # Never regenerate a row from device output: that inverts # the test into a tautology that passes forever. -# unknown: 26 of 528, by the policy field that closes them: -# 20 flush_input_denormals -# 6 round_s_ties +# unknown: 0 of 528, by the policy field that closes them: # -# --- silicon provenance (M6 P6 fills this in) --- -# board: NOT RUN -# chip-rev: NOT RUN -# flash: NOT RUN -# mac: NOT RUN -# port: NOT RUN -# firmware: NOT RUN -# toolchain: NOT RUN -# date: NOT RUN +# --- silicon provenance (M6 P6 campaign) --- +# board: XIAO-class ESP32-S3 devkit +# chip-rev: esp32s3 v0.2 +# flash: 16 MB (flashed with --flash-size 8mb) +# mac: d8:3b:da:47:29:70 +# port: /dev/cu.usbmodem1201 at capture time (renumbers; identify by MAC) +# firmware: 4e7a3da28728, feature test_xt_fp_conformance +# toolchain: espup esp toolchain esp-14.2.0_20240906 (xtensa-esp32s3-elf-gcc 14.2.0) +# capture: tests/fixtures/fp/captures/families.txt +# date: 2026-07-31 +# +# Promoting these goldens from silicon was correct HERE — the emulator's +# predictions were committed first and the capture was diffed against them, +# which is what made the comparison meaningful. It is NOT a licence to +# refresh a golden from device output anywhere downstream: that inverts a +# test into a tautology that passes forever. # # columns: index op a b c imm fcr -> result fsr # result: a bit pattern, TRAP:, or UNKNOWN: -# fsr: UNKNOWN everywhere — FSR accumulates (measured, M6 P1) and its -# bit layout is architectural (ISA RM Table 4-48; see cpu::FSR_*), -# but WHICH operation raises WHICH flag is still open. Note the RM -# says current implementations raise none, and this silicon does. -00000 float.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00001 float.s 0x00000000 0x00000000 0x00000000 1 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00002 float.s 0x00000000 0x00000000 0x00000000 4 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00003 float.s 0x00000000 0x00000000 0x00000000 15 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00004 ufloat.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00005 ufloat.s 0x00000000 0x00000000 0x00000000 1 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00006 ufloat.s 0x00000000 0x00000000 0x00000000 4 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00007 ufloat.s 0x00000000 0x00000000 0x00000000 15 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00008 float.s 0x00000001 0x00000000 0x00000000 0 0 -> 0x3f800000 UNKNOWN:fsr_flag_bits -00009 float.s 0x00000001 0x00000000 0x00000000 1 0 -> 0x3f000000 UNKNOWN:fsr_flag_bits -00010 float.s 0x00000001 0x00000000 0x00000000 4 0 -> 0x3d800000 UNKNOWN:fsr_flag_bits -00011 float.s 0x00000001 0x00000000 0x00000000 15 0 -> 0x38000000 UNKNOWN:fsr_flag_bits -00012 ufloat.s 0x00000001 0x00000000 0x00000000 0 0 -> 0x3f800000 UNKNOWN:fsr_flag_bits -00013 ufloat.s 0x00000001 0x00000000 0x00000000 1 0 -> 0x3f000000 UNKNOWN:fsr_flag_bits -00014 ufloat.s 0x00000001 0x00000000 0x00000000 4 0 -> 0x3d800000 UNKNOWN:fsr_flag_bits -00015 ufloat.s 0x00000001 0x00000000 0x00000000 15 0 -> 0x38000000 UNKNOWN:fsr_flag_bits -00016 float.s 0xffffffff 0x00000000 0x00000000 0 0 -> 0xbf800000 UNKNOWN:fsr_flag_bits -00017 float.s 0xffffffff 0x00000000 0x00000000 1 0 -> 0xbf000000 UNKNOWN:fsr_flag_bits -00018 float.s 0xffffffff 0x00000000 0x00000000 4 0 -> 0xbd800000 UNKNOWN:fsr_flag_bits -00019 float.s 0xffffffff 0x00000000 0x00000000 15 0 -> 0xb8000000 UNKNOWN:fsr_flag_bits -00020 ufloat.s 0xffffffff 0x00000000 0x00000000 0 0 -> 0x4f800000 UNKNOWN:fsr_flag_bits -00021 ufloat.s 0xffffffff 0x00000000 0x00000000 1 0 -> 0x4f000000 UNKNOWN:fsr_flag_bits -00022 ufloat.s 0xffffffff 0x00000000 0x00000000 4 0 -> 0x4d800000 UNKNOWN:fsr_flag_bits -00023 ufloat.s 0xffffffff 0x00000000 0x00000000 15 0 -> 0x48000000 UNKNOWN:fsr_flag_bits -00024 float.s 0x00000002 0x00000000 0x00000000 0 0 -> 0x40000000 UNKNOWN:fsr_flag_bits -00025 float.s 0x00000002 0x00000000 0x00000000 1 0 -> 0x3f800000 UNKNOWN:fsr_flag_bits -00026 float.s 0x00000002 0x00000000 0x00000000 4 0 -> 0x3e000000 UNKNOWN:fsr_flag_bits -00027 float.s 0x00000002 0x00000000 0x00000000 15 0 -> 0x38800000 UNKNOWN:fsr_flag_bits -00028 ufloat.s 0x00000002 0x00000000 0x00000000 0 0 -> 0x40000000 UNKNOWN:fsr_flag_bits -00029 ufloat.s 0x00000002 0x00000000 0x00000000 1 0 -> 0x3f800000 UNKNOWN:fsr_flag_bits -00030 ufloat.s 0x00000002 0x00000000 0x00000000 4 0 -> 0x3e000000 UNKNOWN:fsr_flag_bits -00031 ufloat.s 0x00000002 0x00000000 0x00000000 15 0 -> 0x38800000 UNKNOWN:fsr_flag_bits -00032 float.s 0xfffffffe 0x00000000 0x00000000 0 0 -> 0xc0000000 UNKNOWN:fsr_flag_bits -00033 float.s 0xfffffffe 0x00000000 0x00000000 1 0 -> 0xbf800000 UNKNOWN:fsr_flag_bits -00034 float.s 0xfffffffe 0x00000000 0x00000000 4 0 -> 0xbe000000 UNKNOWN:fsr_flag_bits -00035 float.s 0xfffffffe 0x00000000 0x00000000 15 0 -> 0xb8800000 UNKNOWN:fsr_flag_bits -00036 ufloat.s 0xfffffffe 0x00000000 0x00000000 0 0 -> 0x4f800000 UNKNOWN:fsr_flag_bits -00037 ufloat.s 0xfffffffe 0x00000000 0x00000000 1 0 -> 0x4f000000 UNKNOWN:fsr_flag_bits -00038 ufloat.s 0xfffffffe 0x00000000 0x00000000 4 0 -> 0x4d800000 UNKNOWN:fsr_flag_bits -00039 ufloat.s 0xfffffffe 0x00000000 0x00000000 15 0 -> 0x48000000 UNKNOWN:fsr_flag_bits -00040 float.s 0x7fffffff 0x00000000 0x00000000 0 0 -> 0x4f000000 UNKNOWN:fsr_flag_bits -00041 float.s 0x7fffffff 0x00000000 0x00000000 1 0 -> 0x4e800000 UNKNOWN:fsr_flag_bits -00042 float.s 0x7fffffff 0x00000000 0x00000000 4 0 -> 0x4d000000 UNKNOWN:fsr_flag_bits -00043 float.s 0x7fffffff 0x00000000 0x00000000 15 0 -> 0x47800000 UNKNOWN:fsr_flag_bits -00044 ufloat.s 0x7fffffff 0x00000000 0x00000000 0 0 -> 0x4f000000 UNKNOWN:fsr_flag_bits -00045 ufloat.s 0x7fffffff 0x00000000 0x00000000 1 0 -> 0x4e800000 UNKNOWN:fsr_flag_bits -00046 ufloat.s 0x7fffffff 0x00000000 0x00000000 4 0 -> 0x4d000000 UNKNOWN:fsr_flag_bits -00047 ufloat.s 0x7fffffff 0x00000000 0x00000000 15 0 -> 0x47800000 UNKNOWN:fsr_flag_bits -00048 float.s 0x80000000 0x00000000 0x00000000 0 0 -> 0xcf000000 UNKNOWN:fsr_flag_bits -00049 float.s 0x80000000 0x00000000 0x00000000 1 0 -> 0xce800000 UNKNOWN:fsr_flag_bits -00050 float.s 0x80000000 0x00000000 0x00000000 4 0 -> 0xcd000000 UNKNOWN:fsr_flag_bits -00051 float.s 0x80000000 0x00000000 0x00000000 15 0 -> 0xc7800000 UNKNOWN:fsr_flag_bits -00052 ufloat.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x4f000000 UNKNOWN:fsr_flag_bits -00053 ufloat.s 0x80000000 0x00000000 0x00000000 1 0 -> 0x4e800000 UNKNOWN:fsr_flag_bits -00054 ufloat.s 0x80000000 0x00000000 0x00000000 4 0 -> 0x4d000000 UNKNOWN:fsr_flag_bits -00055 ufloat.s 0x80000000 0x00000000 0x00000000 15 0 -> 0x47800000 UNKNOWN:fsr_flag_bits -00056 float.s 0x00ffffff 0x00000000 0x00000000 0 0 -> 0x4b7fffff UNKNOWN:fsr_flag_bits -00057 float.s 0x00ffffff 0x00000000 0x00000000 1 0 -> 0x4affffff UNKNOWN:fsr_flag_bits -00058 float.s 0x00ffffff 0x00000000 0x00000000 4 0 -> 0x497fffff UNKNOWN:fsr_flag_bits -00059 float.s 0x00ffffff 0x00000000 0x00000000 15 0 -> 0x43ffffff UNKNOWN:fsr_flag_bits -00060 ufloat.s 0x00ffffff 0x00000000 0x00000000 0 0 -> 0x4b7fffff UNKNOWN:fsr_flag_bits -00061 ufloat.s 0x00ffffff 0x00000000 0x00000000 1 0 -> 0x4affffff UNKNOWN:fsr_flag_bits -00062 ufloat.s 0x00ffffff 0x00000000 0x00000000 4 0 -> 0x497fffff UNKNOWN:fsr_flag_bits -00063 ufloat.s 0x00ffffff 0x00000000 0x00000000 15 0 -> 0x43ffffff UNKNOWN:fsr_flag_bits -00064 float.s 0x01000000 0x00000000 0x00000000 0 0 -> 0x4b800000 UNKNOWN:fsr_flag_bits -00065 float.s 0x01000000 0x00000000 0x00000000 1 0 -> 0x4b000000 UNKNOWN:fsr_flag_bits -00066 float.s 0x01000000 0x00000000 0x00000000 4 0 -> 0x49800000 UNKNOWN:fsr_flag_bits -00067 float.s 0x01000000 0x00000000 0x00000000 15 0 -> 0x44000000 UNKNOWN:fsr_flag_bits -00068 ufloat.s 0x01000000 0x00000000 0x00000000 0 0 -> 0x4b800000 UNKNOWN:fsr_flag_bits -00069 ufloat.s 0x01000000 0x00000000 0x00000000 1 0 -> 0x4b000000 UNKNOWN:fsr_flag_bits -00070 ufloat.s 0x01000000 0x00000000 0x00000000 4 0 -> 0x49800000 UNKNOWN:fsr_flag_bits -00071 ufloat.s 0x01000000 0x00000000 0x00000000 15 0 -> 0x44000000 UNKNOWN:fsr_flag_bits -00072 float.s 0x01000001 0x00000000 0x00000000 0 0 -> 0x4b800000 UNKNOWN:fsr_flag_bits -00073 float.s 0x01000001 0x00000000 0x00000000 1 0 -> 0x4b000000 UNKNOWN:fsr_flag_bits -00074 float.s 0x01000001 0x00000000 0x00000000 4 0 -> 0x49800000 UNKNOWN:fsr_flag_bits -00075 float.s 0x01000001 0x00000000 0x00000000 15 0 -> 0x44000000 UNKNOWN:fsr_flag_bits -00076 ufloat.s 0x01000001 0x00000000 0x00000000 0 0 -> 0x4b800000 UNKNOWN:fsr_flag_bits -00077 ufloat.s 0x01000001 0x00000000 0x00000000 1 0 -> 0x4b000000 UNKNOWN:fsr_flag_bits -00078 ufloat.s 0x01000001 0x00000000 0x00000000 4 0 -> 0x49800000 UNKNOWN:fsr_flag_bits -00079 ufloat.s 0x01000001 0x00000000 0x00000000 15 0 -> 0x44000000 UNKNOWN:fsr_flag_bits -00080 float.s 0x01000003 0x00000000 0x00000000 0 0 -> 0x4b800002 UNKNOWN:fsr_flag_bits -00081 float.s 0x01000003 0x00000000 0x00000000 1 0 -> 0x4b000002 UNKNOWN:fsr_flag_bits -00082 float.s 0x01000003 0x00000000 0x00000000 4 0 -> 0x49800002 UNKNOWN:fsr_flag_bits -00083 float.s 0x01000003 0x00000000 0x00000000 15 0 -> 0x44000002 UNKNOWN:fsr_flag_bits -00084 ufloat.s 0x01000003 0x00000000 0x00000000 0 0 -> 0x4b800002 UNKNOWN:fsr_flag_bits -00085 ufloat.s 0x01000003 0x00000000 0x00000000 1 0 -> 0x4b000002 UNKNOWN:fsr_flag_bits -00086 ufloat.s 0x01000003 0x00000000 0x00000000 4 0 -> 0x49800002 UNKNOWN:fsr_flag_bits -00087 ufloat.s 0x01000003 0x00000000 0x00000000 15 0 -> 0x44000002 UNKNOWN:fsr_flag_bits -00088 float.s 0x075bcd15 0x00000000 0x00000000 0 0 -> 0x4ceb79a3 UNKNOWN:fsr_flag_bits -00089 float.s 0x075bcd15 0x00000000 0x00000000 1 0 -> 0x4c6b79a3 UNKNOWN:fsr_flag_bits -00090 float.s 0x075bcd15 0x00000000 0x00000000 4 0 -> 0x4aeb79a3 UNKNOWN:fsr_flag_bits -00091 float.s 0x075bcd15 0x00000000 0x00000000 15 0 -> 0x456b79a3 UNKNOWN:fsr_flag_bits -00092 ufloat.s 0x075bcd15 0x00000000 0x00000000 0 0 -> 0x4ceb79a3 UNKNOWN:fsr_flag_bits -00093 ufloat.s 0x075bcd15 0x00000000 0x00000000 1 0 -> 0x4c6b79a3 UNKNOWN:fsr_flag_bits -00094 ufloat.s 0x075bcd15 0x00000000 0x00000000 4 0 -> 0x4aeb79a3 UNKNOWN:fsr_flag_bits -00095 ufloat.s 0x075bcd15 0x00000000 0x00000000 15 0 -> 0x456b79a3 UNKNOWN:fsr_flag_bits -00096 float.s 0xf8a432eb 0x00000000 0x00000000 0 0 -> 0xcceb79a3 UNKNOWN:fsr_flag_bits -00097 float.s 0xf8a432eb 0x00000000 0x00000000 1 0 -> 0xcc6b79a3 UNKNOWN:fsr_flag_bits -00098 float.s 0xf8a432eb 0x00000000 0x00000000 4 0 -> 0xcaeb79a3 UNKNOWN:fsr_flag_bits -00099 float.s 0xf8a432eb 0x00000000 0x00000000 15 0 -> 0xc56b79a3 UNKNOWN:fsr_flag_bits -00100 ufloat.s 0xf8a432eb 0x00000000 0x00000000 0 0 -> 0x4f78a433 UNKNOWN:fsr_flag_bits -00101 ufloat.s 0xf8a432eb 0x00000000 0x00000000 1 0 -> 0x4ef8a433 UNKNOWN:fsr_flag_bits -00102 ufloat.s 0xf8a432eb 0x00000000 0x00000000 4 0 -> 0x4d78a433 UNKNOWN:fsr_flag_bits -00103 ufloat.s 0xf8a432eb 0x00000000 0x00000000 15 0 -> 0x47f8a433 UNKNOWN:fsr_flag_bits -00104 float.s 0x40000000 0x00000000 0x00000000 0 0 -> 0x4e800000 UNKNOWN:fsr_flag_bits -00105 float.s 0x40000000 0x00000000 0x00000000 1 0 -> 0x4e000000 UNKNOWN:fsr_flag_bits -00106 float.s 0x40000000 0x00000000 0x00000000 4 0 -> 0x4c800000 UNKNOWN:fsr_flag_bits -00107 float.s 0x40000000 0x00000000 0x00000000 15 0 -> 0x47000000 UNKNOWN:fsr_flag_bits -00108 ufloat.s 0x40000000 0x00000000 0x00000000 0 0 -> 0x4e800000 UNKNOWN:fsr_flag_bits -00109 ufloat.s 0x40000000 0x00000000 0x00000000 1 0 -> 0x4e000000 UNKNOWN:fsr_flag_bits -00110 ufloat.s 0x40000000 0x00000000 0x00000000 4 0 -> 0x4c800000 UNKNOWN:fsr_flag_bits -00111 ufloat.s 0x40000000 0x00000000 0x00000000 15 0 -> 0x47000000 UNKNOWN:fsr_flag_bits -00112 float.s 0xc0000000 0x00000000 0x00000000 0 0 -> 0xce800000 UNKNOWN:fsr_flag_bits -00113 float.s 0xc0000000 0x00000000 0x00000000 1 0 -> 0xce000000 UNKNOWN:fsr_flag_bits -00114 float.s 0xc0000000 0x00000000 0x00000000 4 0 -> 0xcc800000 UNKNOWN:fsr_flag_bits -00115 float.s 0xc0000000 0x00000000 0x00000000 15 0 -> 0xc7000000 UNKNOWN:fsr_flag_bits -00116 ufloat.s 0xc0000000 0x00000000 0x00000000 0 0 -> 0x4f400000 UNKNOWN:fsr_flag_bits -00117 ufloat.s 0xc0000000 0x00000000 0x00000000 1 0 -> 0x4ec00000 UNKNOWN:fsr_flag_bits -00118 ufloat.s 0xc0000000 0x00000000 0x00000000 4 0 -> 0x4d400000 UNKNOWN:fsr_flag_bits -00119 ufloat.s 0xc0000000 0x00000000 0x00000000 15 0 -> 0x47c00000 UNKNOWN:fsr_flag_bits -00120 float.s 0x000000ff 0x00000000 0x00000000 0 0 -> 0x437f0000 UNKNOWN:fsr_flag_bits -00121 float.s 0x000000ff 0x00000000 0x00000000 1 0 -> 0x42ff0000 UNKNOWN:fsr_flag_bits -00122 float.s 0x000000ff 0x00000000 0x00000000 4 0 -> 0x417f0000 UNKNOWN:fsr_flag_bits -00123 float.s 0x000000ff 0x00000000 0x00000000 15 0 -> 0x3bff0000 UNKNOWN:fsr_flag_bits -00124 ufloat.s 0x000000ff 0x00000000 0x00000000 0 0 -> 0x437f0000 UNKNOWN:fsr_flag_bits -00125 ufloat.s 0x000000ff 0x00000000 0x00000000 1 0 -> 0x42ff0000 UNKNOWN:fsr_flag_bits -00126 ufloat.s 0x000000ff 0x00000000 0x00000000 4 0 -> 0x417f0000 UNKNOWN:fsr_flag_bits -00127 ufloat.s 0x000000ff 0x00000000 0x00000000 15 0 -> 0x3bff0000 UNKNOWN:fsr_flag_bits -00128 trunc.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00129 trunc.s 0x00000000 0x00000000 0x00000000 1 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00130 trunc.s 0x00000000 0x00000000 0x00000000 4 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00131 trunc.s 0x00000000 0x00000000 0x00000000 15 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00132 utrunc.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00133 utrunc.s 0x00000000 0x00000000 0x00000000 1 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00134 utrunc.s 0x00000000 0x00000000 0x00000000 4 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00135 utrunc.s 0x00000000 0x00000000 0x00000000 15 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00136 round.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00137 round.s 0x00000000 0x00000000 0x00000000 1 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00138 round.s 0x00000000 0x00000000 0x00000000 4 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00139 round.s 0x00000000 0x00000000 0x00000000 15 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00140 floor.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00141 floor.s 0x00000000 0x00000000 0x00000000 1 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00142 floor.s 0x00000000 0x00000000 0x00000000 4 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00143 floor.s 0x00000000 0x00000000 0x00000000 15 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00144 ceil.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00145 ceil.s 0x00000000 0x00000000 0x00000000 1 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00146 ceil.s 0x00000000 0x00000000 0x00000000 4 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00147 ceil.s 0x00000000 0x00000000 0x00000000 15 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00148 trunc.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00149 trunc.s 0x80000000 0x00000000 0x00000000 1 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00150 trunc.s 0x80000000 0x00000000 0x00000000 4 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00151 trunc.s 0x80000000 0x00000000 0x00000000 15 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00152 utrunc.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00153 utrunc.s 0x80000000 0x00000000 0x00000000 1 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00154 utrunc.s 0x80000000 0x00000000 0x00000000 4 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00155 utrunc.s 0x80000000 0x00000000 0x00000000 15 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00156 round.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00157 round.s 0x80000000 0x00000000 0x00000000 1 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00158 round.s 0x80000000 0x00000000 0x00000000 4 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00159 round.s 0x80000000 0x00000000 0x00000000 15 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00160 floor.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00161 floor.s 0x80000000 0x00000000 0x00000000 1 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00162 floor.s 0x80000000 0x00000000 0x00000000 4 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00163 floor.s 0x80000000 0x00000000 0x00000000 15 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00164 ceil.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00165 ceil.s 0x80000000 0x00000000 0x00000000 1 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00166 ceil.s 0x80000000 0x00000000 0x00000000 4 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00167 ceil.s 0x80000000 0x00000000 0x00000000 15 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00168 trunc.s 0x3f000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00169 trunc.s 0x3f000000 0x00000000 0x00000000 1 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00170 trunc.s 0x3f000000 0x00000000 0x00000000 4 0 -> 0x00000008 UNKNOWN:fsr_flag_bits -00171 trunc.s 0x3f000000 0x00000000 0x00000000 15 0 -> 0x00004000 UNKNOWN:fsr_flag_bits -00172 utrunc.s 0x3f000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00173 utrunc.s 0x3f000000 0x00000000 0x00000000 1 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00174 utrunc.s 0x3f000000 0x00000000 0x00000000 4 0 -> 0x00000008 UNKNOWN:fsr_flag_bits -00175 utrunc.s 0x3f000000 0x00000000 0x00000000 15 0 -> 0x00004000 UNKNOWN:fsr_flag_bits -00176 round.s 0x3f000000 0x00000000 0x00000000 0 0 -> UNKNOWN:round_s_ties UNKNOWN:fsr_flag_bits -00177 round.s 0x3f000000 0x00000000 0x00000000 1 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00178 round.s 0x3f000000 0x00000000 0x00000000 4 0 -> 0x00000008 UNKNOWN:fsr_flag_bits -00179 round.s 0x3f000000 0x00000000 0x00000000 15 0 -> 0x00004000 UNKNOWN:fsr_flag_bits -00180 floor.s 0x3f000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00181 floor.s 0x3f000000 0x00000000 0x00000000 1 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00182 floor.s 0x3f000000 0x00000000 0x00000000 4 0 -> 0x00000008 UNKNOWN:fsr_flag_bits -00183 floor.s 0x3f000000 0x00000000 0x00000000 15 0 -> 0x00004000 UNKNOWN:fsr_flag_bits -00184 ceil.s 0x3f000000 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00185 ceil.s 0x3f000000 0x00000000 0x00000000 1 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00186 ceil.s 0x3f000000 0x00000000 0x00000000 4 0 -> 0x00000008 UNKNOWN:fsr_flag_bits -00187 ceil.s 0x3f000000 0x00000000 0x00000000 15 0 -> 0x00004000 UNKNOWN:fsr_flag_bits -00188 trunc.s 0xbf000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00189 trunc.s 0xbf000000 0x00000000 0x00000000 1 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00190 trunc.s 0xbf000000 0x00000000 0x00000000 4 0 -> 0xfffffff8 UNKNOWN:fsr_flag_bits -00191 trunc.s 0xbf000000 0x00000000 0x00000000 15 0 -> 0xffffc000 UNKNOWN:fsr_flag_bits -00192 utrunc.s 0xbf000000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00193 utrunc.s 0xbf000000 0x00000000 0x00000000 1 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00194 utrunc.s 0xbf000000 0x00000000 0x00000000 4 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00195 utrunc.s 0xbf000000 0x00000000 0x00000000 15 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00196 round.s 0xbf000000 0x00000000 0x00000000 0 0 -> UNKNOWN:round_s_ties UNKNOWN:fsr_flag_bits -00197 round.s 0xbf000000 0x00000000 0x00000000 1 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00198 round.s 0xbf000000 0x00000000 0x00000000 4 0 -> 0xfffffff8 UNKNOWN:fsr_flag_bits -00199 round.s 0xbf000000 0x00000000 0x00000000 15 0 -> 0xffffc000 UNKNOWN:fsr_flag_bits -00200 floor.s 0xbf000000 0x00000000 0x00000000 0 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00201 floor.s 0xbf000000 0x00000000 0x00000000 1 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00202 floor.s 0xbf000000 0x00000000 0x00000000 4 0 -> 0xfffffff8 UNKNOWN:fsr_flag_bits -00203 floor.s 0xbf000000 0x00000000 0x00000000 15 0 -> 0xffffc000 UNKNOWN:fsr_flag_bits -00204 ceil.s 0xbf000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00205 ceil.s 0xbf000000 0x00000000 0x00000000 1 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00206 ceil.s 0xbf000000 0x00000000 0x00000000 4 0 -> 0xfffffff8 UNKNOWN:fsr_flag_bits -00207 ceil.s 0xbf000000 0x00000000 0x00000000 15 0 -> 0xffffc000 UNKNOWN:fsr_flag_bits -00208 trunc.s 0x3fc00000 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00209 trunc.s 0x3fc00000 0x00000000 0x00000000 1 0 -> 0x00000003 UNKNOWN:fsr_flag_bits -00210 trunc.s 0x3fc00000 0x00000000 0x00000000 4 0 -> 0x00000018 UNKNOWN:fsr_flag_bits -00211 trunc.s 0x3fc00000 0x00000000 0x00000000 15 0 -> 0x0000c000 UNKNOWN:fsr_flag_bits -00212 utrunc.s 0x3fc00000 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00213 utrunc.s 0x3fc00000 0x00000000 0x00000000 1 0 -> 0x00000003 UNKNOWN:fsr_flag_bits -00214 utrunc.s 0x3fc00000 0x00000000 0x00000000 4 0 -> 0x00000018 UNKNOWN:fsr_flag_bits -00215 utrunc.s 0x3fc00000 0x00000000 0x00000000 15 0 -> 0x0000c000 UNKNOWN:fsr_flag_bits -00216 round.s 0x3fc00000 0x00000000 0x00000000 0 0 -> UNKNOWN:round_s_ties UNKNOWN:fsr_flag_bits -00217 round.s 0x3fc00000 0x00000000 0x00000000 1 0 -> 0x00000003 UNKNOWN:fsr_flag_bits -00218 round.s 0x3fc00000 0x00000000 0x00000000 4 0 -> 0x00000018 UNKNOWN:fsr_flag_bits -00219 round.s 0x3fc00000 0x00000000 0x00000000 15 0 -> 0x0000c000 UNKNOWN:fsr_flag_bits -00220 floor.s 0x3fc00000 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00221 floor.s 0x3fc00000 0x00000000 0x00000000 1 0 -> 0x00000003 UNKNOWN:fsr_flag_bits -00222 floor.s 0x3fc00000 0x00000000 0x00000000 4 0 -> 0x00000018 UNKNOWN:fsr_flag_bits -00223 floor.s 0x3fc00000 0x00000000 0x00000000 15 0 -> 0x0000c000 UNKNOWN:fsr_flag_bits -00224 ceil.s 0x3fc00000 0x00000000 0x00000000 0 0 -> 0x00000002 UNKNOWN:fsr_flag_bits -00225 ceil.s 0x3fc00000 0x00000000 0x00000000 1 0 -> 0x00000003 UNKNOWN:fsr_flag_bits -00226 ceil.s 0x3fc00000 0x00000000 0x00000000 4 0 -> 0x00000018 UNKNOWN:fsr_flag_bits -00227 ceil.s 0x3fc00000 0x00000000 0x00000000 15 0 -> 0x0000c000 UNKNOWN:fsr_flag_bits -00228 trunc.s 0xbfc00000 0x00000000 0x00000000 0 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00229 trunc.s 0xbfc00000 0x00000000 0x00000000 1 0 -> 0xfffffffd UNKNOWN:fsr_flag_bits -00230 trunc.s 0xbfc00000 0x00000000 0x00000000 4 0 -> 0xffffffe8 UNKNOWN:fsr_flag_bits -00231 trunc.s 0xbfc00000 0x00000000 0x00000000 15 0 -> 0xffff4000 UNKNOWN:fsr_flag_bits -00232 utrunc.s 0xbfc00000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00233 utrunc.s 0xbfc00000 0x00000000 0x00000000 1 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00234 utrunc.s 0xbfc00000 0x00000000 0x00000000 4 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00235 utrunc.s 0xbfc00000 0x00000000 0x00000000 15 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00236 round.s 0xbfc00000 0x00000000 0x00000000 0 0 -> UNKNOWN:round_s_ties UNKNOWN:fsr_flag_bits -00237 round.s 0xbfc00000 0x00000000 0x00000000 1 0 -> 0xfffffffd UNKNOWN:fsr_flag_bits -00238 round.s 0xbfc00000 0x00000000 0x00000000 4 0 -> 0xffffffe8 UNKNOWN:fsr_flag_bits -00239 round.s 0xbfc00000 0x00000000 0x00000000 15 0 -> 0xffff4000 UNKNOWN:fsr_flag_bits -00240 floor.s 0xbfc00000 0x00000000 0x00000000 0 0 -> 0xfffffffe UNKNOWN:fsr_flag_bits -00241 floor.s 0xbfc00000 0x00000000 0x00000000 1 0 -> 0xfffffffd UNKNOWN:fsr_flag_bits -00242 floor.s 0xbfc00000 0x00000000 0x00000000 4 0 -> 0xffffffe8 UNKNOWN:fsr_flag_bits -00243 floor.s 0xbfc00000 0x00000000 0x00000000 15 0 -> 0xffff4000 UNKNOWN:fsr_flag_bits -00244 ceil.s 0xbfc00000 0x00000000 0x00000000 0 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00245 ceil.s 0xbfc00000 0x00000000 0x00000000 1 0 -> 0xfffffffd UNKNOWN:fsr_flag_bits -00246 ceil.s 0xbfc00000 0x00000000 0x00000000 4 0 -> 0xffffffe8 UNKNOWN:fsr_flag_bits -00247 ceil.s 0xbfc00000 0x00000000 0x00000000 15 0 -> 0xffff4000 UNKNOWN:fsr_flag_bits -00248 trunc.s 0x40200000 0x00000000 0x00000000 0 0 -> 0x00000002 UNKNOWN:fsr_flag_bits -00249 trunc.s 0x40200000 0x00000000 0x00000000 1 0 -> 0x00000005 UNKNOWN:fsr_flag_bits -00250 trunc.s 0x40200000 0x00000000 0x00000000 4 0 -> 0x00000028 UNKNOWN:fsr_flag_bits -00251 trunc.s 0x40200000 0x00000000 0x00000000 15 0 -> 0x00014000 UNKNOWN:fsr_flag_bits -00252 utrunc.s 0x40200000 0x00000000 0x00000000 0 0 -> 0x00000002 UNKNOWN:fsr_flag_bits -00253 utrunc.s 0x40200000 0x00000000 0x00000000 1 0 -> 0x00000005 UNKNOWN:fsr_flag_bits -00254 utrunc.s 0x40200000 0x00000000 0x00000000 4 0 -> 0x00000028 UNKNOWN:fsr_flag_bits -00255 utrunc.s 0x40200000 0x00000000 0x00000000 15 0 -> 0x00014000 UNKNOWN:fsr_flag_bits -00256 round.s 0x40200000 0x00000000 0x00000000 0 0 -> UNKNOWN:round_s_ties UNKNOWN:fsr_flag_bits -00257 round.s 0x40200000 0x00000000 0x00000000 1 0 -> 0x00000005 UNKNOWN:fsr_flag_bits -00258 round.s 0x40200000 0x00000000 0x00000000 4 0 -> 0x00000028 UNKNOWN:fsr_flag_bits -00259 round.s 0x40200000 0x00000000 0x00000000 15 0 -> 0x00014000 UNKNOWN:fsr_flag_bits -00260 floor.s 0x40200000 0x00000000 0x00000000 0 0 -> 0x00000002 UNKNOWN:fsr_flag_bits -00261 floor.s 0x40200000 0x00000000 0x00000000 1 0 -> 0x00000005 UNKNOWN:fsr_flag_bits -00262 floor.s 0x40200000 0x00000000 0x00000000 4 0 -> 0x00000028 UNKNOWN:fsr_flag_bits -00263 floor.s 0x40200000 0x00000000 0x00000000 15 0 -> 0x00014000 UNKNOWN:fsr_flag_bits -00264 ceil.s 0x40200000 0x00000000 0x00000000 0 0 -> 0x00000003 UNKNOWN:fsr_flag_bits -00265 ceil.s 0x40200000 0x00000000 0x00000000 1 0 -> 0x00000005 UNKNOWN:fsr_flag_bits -00266 ceil.s 0x40200000 0x00000000 0x00000000 4 0 -> 0x00000028 UNKNOWN:fsr_flag_bits -00267 ceil.s 0x40200000 0x00000000 0x00000000 15 0 -> 0x00014000 UNKNOWN:fsr_flag_bits -00268 trunc.s 0xc0200000 0x00000000 0x00000000 0 0 -> 0xfffffffe UNKNOWN:fsr_flag_bits -00269 trunc.s 0xc0200000 0x00000000 0x00000000 1 0 -> 0xfffffffb UNKNOWN:fsr_flag_bits -00270 trunc.s 0xc0200000 0x00000000 0x00000000 4 0 -> 0xffffffd8 UNKNOWN:fsr_flag_bits -00271 trunc.s 0xc0200000 0x00000000 0x00000000 15 0 -> 0xfffec000 UNKNOWN:fsr_flag_bits -00272 utrunc.s 0xc0200000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00273 utrunc.s 0xc0200000 0x00000000 0x00000000 1 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00274 utrunc.s 0xc0200000 0x00000000 0x00000000 4 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00275 utrunc.s 0xc0200000 0x00000000 0x00000000 15 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00276 round.s 0xc0200000 0x00000000 0x00000000 0 0 -> UNKNOWN:round_s_ties UNKNOWN:fsr_flag_bits -00277 round.s 0xc0200000 0x00000000 0x00000000 1 0 -> 0xfffffffb UNKNOWN:fsr_flag_bits -00278 round.s 0xc0200000 0x00000000 0x00000000 4 0 -> 0xffffffd8 UNKNOWN:fsr_flag_bits -00279 round.s 0xc0200000 0x00000000 0x00000000 15 0 -> 0xfffec000 UNKNOWN:fsr_flag_bits -00280 floor.s 0xc0200000 0x00000000 0x00000000 0 0 -> 0xfffffffd UNKNOWN:fsr_flag_bits -00281 floor.s 0xc0200000 0x00000000 0x00000000 1 0 -> 0xfffffffb UNKNOWN:fsr_flag_bits -00282 floor.s 0xc0200000 0x00000000 0x00000000 4 0 -> 0xffffffd8 UNKNOWN:fsr_flag_bits -00283 floor.s 0xc0200000 0x00000000 0x00000000 15 0 -> 0xfffec000 UNKNOWN:fsr_flag_bits -00284 ceil.s 0xc0200000 0x00000000 0x00000000 0 0 -> 0xfffffffe UNKNOWN:fsr_flag_bits -00285 ceil.s 0xc0200000 0x00000000 0x00000000 1 0 -> 0xfffffffb UNKNOWN:fsr_flag_bits -00286 ceil.s 0xc0200000 0x00000000 0x00000000 4 0 -> 0xffffffd8 UNKNOWN:fsr_flag_bits -00287 ceil.s 0xc0200000 0x00000000 0x00000000 15 0 -> 0xfffec000 UNKNOWN:fsr_flag_bits -00288 trunc.s 0x3ff33333 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00289 trunc.s 0x3ff33333 0x00000000 0x00000000 1 0 -> 0x00000003 UNKNOWN:fsr_flag_bits -00290 trunc.s 0x3ff33333 0x00000000 0x00000000 4 0 -> 0x0000001e UNKNOWN:fsr_flag_bits -00291 trunc.s 0x3ff33333 0x00000000 0x00000000 15 0 -> 0x0000f333 UNKNOWN:fsr_flag_bits -00292 utrunc.s 0x3ff33333 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00293 utrunc.s 0x3ff33333 0x00000000 0x00000000 1 0 -> 0x00000003 UNKNOWN:fsr_flag_bits -00294 utrunc.s 0x3ff33333 0x00000000 0x00000000 4 0 -> 0x0000001e UNKNOWN:fsr_flag_bits -00295 utrunc.s 0x3ff33333 0x00000000 0x00000000 15 0 -> 0x0000f333 UNKNOWN:fsr_flag_bits -00296 round.s 0x3ff33333 0x00000000 0x00000000 0 0 -> 0x00000002 UNKNOWN:fsr_flag_bits -00297 round.s 0x3ff33333 0x00000000 0x00000000 1 0 -> 0x00000004 UNKNOWN:fsr_flag_bits -00298 round.s 0x3ff33333 0x00000000 0x00000000 4 0 -> 0x0000001e UNKNOWN:fsr_flag_bits -00299 round.s 0x3ff33333 0x00000000 0x00000000 15 0 -> 0x0000f333 UNKNOWN:fsr_flag_bits -00300 floor.s 0x3ff33333 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00301 floor.s 0x3ff33333 0x00000000 0x00000000 1 0 -> 0x00000003 UNKNOWN:fsr_flag_bits -00302 floor.s 0x3ff33333 0x00000000 0x00000000 4 0 -> 0x0000001e UNKNOWN:fsr_flag_bits -00303 floor.s 0x3ff33333 0x00000000 0x00000000 15 0 -> 0x0000f333 UNKNOWN:fsr_flag_bits -00304 ceil.s 0x3ff33333 0x00000000 0x00000000 0 0 -> 0x00000002 UNKNOWN:fsr_flag_bits -00305 ceil.s 0x3ff33333 0x00000000 0x00000000 1 0 -> 0x00000004 UNKNOWN:fsr_flag_bits -00306 ceil.s 0x3ff33333 0x00000000 0x00000000 4 0 -> 0x0000001f UNKNOWN:fsr_flag_bits -00307 ceil.s 0x3ff33333 0x00000000 0x00000000 15 0 -> 0x0000f334 UNKNOWN:fsr_flag_bits -00308 trunc.s 0xbff33333 0x00000000 0x00000000 0 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00309 trunc.s 0xbff33333 0x00000000 0x00000000 1 0 -> 0xfffffffd UNKNOWN:fsr_flag_bits -00310 trunc.s 0xbff33333 0x00000000 0x00000000 4 0 -> 0xffffffe2 UNKNOWN:fsr_flag_bits -00311 trunc.s 0xbff33333 0x00000000 0x00000000 15 0 -> 0xffff0ccd UNKNOWN:fsr_flag_bits -00312 utrunc.s 0xbff33333 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00313 utrunc.s 0xbff33333 0x00000000 0x00000000 1 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00314 utrunc.s 0xbff33333 0x00000000 0x00000000 4 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00315 utrunc.s 0xbff33333 0x00000000 0x00000000 15 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00316 round.s 0xbff33333 0x00000000 0x00000000 0 0 -> 0xfffffffe UNKNOWN:fsr_flag_bits -00317 round.s 0xbff33333 0x00000000 0x00000000 1 0 -> 0xfffffffc UNKNOWN:fsr_flag_bits -00318 round.s 0xbff33333 0x00000000 0x00000000 4 0 -> 0xffffffe2 UNKNOWN:fsr_flag_bits -00319 round.s 0xbff33333 0x00000000 0x00000000 15 0 -> 0xffff0ccd UNKNOWN:fsr_flag_bits -00320 floor.s 0xbff33333 0x00000000 0x00000000 0 0 -> 0xfffffffe UNKNOWN:fsr_flag_bits -00321 floor.s 0xbff33333 0x00000000 0x00000000 1 0 -> 0xfffffffc UNKNOWN:fsr_flag_bits -00322 floor.s 0xbff33333 0x00000000 0x00000000 4 0 -> 0xffffffe1 UNKNOWN:fsr_flag_bits -00323 floor.s 0xbff33333 0x00000000 0x00000000 15 0 -> 0xffff0ccc UNKNOWN:fsr_flag_bits -00324 ceil.s 0xbff33333 0x00000000 0x00000000 0 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00325 ceil.s 0xbff33333 0x00000000 0x00000000 1 0 -> 0xfffffffd UNKNOWN:fsr_flag_bits -00326 ceil.s 0xbff33333 0x00000000 0x00000000 4 0 -> 0xffffffe2 UNKNOWN:fsr_flag_bits -00327 ceil.s 0xbff33333 0x00000000 0x00000000 15 0 -> 0xffff0ccd UNKNOWN:fsr_flag_bits -00328 trunc.s 0x4f000000 0x00000000 0x00000000 0 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00329 trunc.s 0x4f000000 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00330 trunc.s 0x4f000000 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00331 trunc.s 0x4f000000 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00332 utrunc.s 0x4f000000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00333 utrunc.s 0x4f000000 0x00000000 0x00000000 1 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00334 utrunc.s 0x4f000000 0x00000000 0x00000000 4 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00335 utrunc.s 0x4f000000 0x00000000 0x00000000 15 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00336 round.s 0x4f000000 0x00000000 0x00000000 0 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00337 round.s 0x4f000000 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00338 round.s 0x4f000000 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00339 round.s 0x4f000000 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00340 floor.s 0x4f000000 0x00000000 0x00000000 0 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00341 floor.s 0x4f000000 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00342 floor.s 0x4f000000 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00343 floor.s 0x4f000000 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00344 ceil.s 0x4f000000 0x00000000 0x00000000 0 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00345 ceil.s 0x4f000000 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00346 ceil.s 0x4f000000 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00347 ceil.s 0x4f000000 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00348 trunc.s 0xcf000000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00349 trunc.s 0xcf000000 0x00000000 0x00000000 1 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00350 trunc.s 0xcf000000 0x00000000 0x00000000 4 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00351 trunc.s 0xcf000000 0x00000000 0x00000000 15 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00352 utrunc.s 0xcf000000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00353 utrunc.s 0xcf000000 0x00000000 0x00000000 1 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00354 utrunc.s 0xcf000000 0x00000000 0x00000000 4 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00355 utrunc.s 0xcf000000 0x00000000 0x00000000 15 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00356 round.s 0xcf000000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00357 round.s 0xcf000000 0x00000000 0x00000000 1 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00358 round.s 0xcf000000 0x00000000 0x00000000 4 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00359 round.s 0xcf000000 0x00000000 0x00000000 15 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00360 floor.s 0xcf000000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00361 floor.s 0xcf000000 0x00000000 0x00000000 1 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00362 floor.s 0xcf000000 0x00000000 0x00000000 4 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00363 floor.s 0xcf000000 0x00000000 0x00000000 15 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00364 ceil.s 0xcf000000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00365 ceil.s 0xcf000000 0x00000000 0x00000000 1 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00366 ceil.s 0xcf000000 0x00000000 0x00000000 4 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00367 ceil.s 0xcf000000 0x00000000 0x00000000 15 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00368 trunc.s 0x4effffff 0x00000000 0x00000000 0 0 -> 0x7fffff80 UNKNOWN:fsr_flag_bits -00369 trunc.s 0x4effffff 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00370 trunc.s 0x4effffff 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00371 trunc.s 0x4effffff 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00372 utrunc.s 0x4effffff 0x00000000 0x00000000 0 0 -> 0x7fffff80 UNKNOWN:fsr_flag_bits -00373 utrunc.s 0x4effffff 0x00000000 0x00000000 1 0 -> 0xffffff00 UNKNOWN:fsr_flag_bits -00374 utrunc.s 0x4effffff 0x00000000 0x00000000 4 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00375 utrunc.s 0x4effffff 0x00000000 0x00000000 15 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00376 round.s 0x4effffff 0x00000000 0x00000000 0 0 -> 0x7fffff80 UNKNOWN:fsr_flag_bits -00377 round.s 0x4effffff 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00378 round.s 0x4effffff 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00379 round.s 0x4effffff 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00380 floor.s 0x4effffff 0x00000000 0x00000000 0 0 -> 0x7fffff80 UNKNOWN:fsr_flag_bits -00381 floor.s 0x4effffff 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00382 floor.s 0x4effffff 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00383 floor.s 0x4effffff 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00384 ceil.s 0x4effffff 0x00000000 0x00000000 0 0 -> 0x7fffff80 UNKNOWN:fsr_flag_bits -00385 ceil.s 0x4effffff 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00386 ceil.s 0x4effffff 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00387 ceil.s 0x4effffff 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00388 trunc.s 0x7149f2ca 0x00000000 0x00000000 0 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00389 trunc.s 0x7149f2ca 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00390 trunc.s 0x7149f2ca 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00391 trunc.s 0x7149f2ca 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00392 utrunc.s 0x7149f2ca 0x00000000 0x00000000 0 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00393 utrunc.s 0x7149f2ca 0x00000000 0x00000000 1 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00394 utrunc.s 0x7149f2ca 0x00000000 0x00000000 4 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00395 utrunc.s 0x7149f2ca 0x00000000 0x00000000 15 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00396 round.s 0x7149f2ca 0x00000000 0x00000000 0 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00397 round.s 0x7149f2ca 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00398 round.s 0x7149f2ca 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00399 round.s 0x7149f2ca 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00400 floor.s 0x7149f2ca 0x00000000 0x00000000 0 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00401 floor.s 0x7149f2ca 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00402 floor.s 0x7149f2ca 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00403 floor.s 0x7149f2ca 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00404 ceil.s 0x7149f2ca 0x00000000 0x00000000 0 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00405 ceil.s 0x7149f2ca 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00406 ceil.s 0x7149f2ca 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00407 ceil.s 0x7149f2ca 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00408 trunc.s 0xf149f2ca 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00409 trunc.s 0xf149f2ca 0x00000000 0x00000000 1 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00410 trunc.s 0xf149f2ca 0x00000000 0x00000000 4 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00411 trunc.s 0xf149f2ca 0x00000000 0x00000000 15 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00412 utrunc.s 0xf149f2ca 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00413 utrunc.s 0xf149f2ca 0x00000000 0x00000000 1 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00414 utrunc.s 0xf149f2ca 0x00000000 0x00000000 4 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00415 utrunc.s 0xf149f2ca 0x00000000 0x00000000 15 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00416 round.s 0xf149f2ca 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00417 round.s 0xf149f2ca 0x00000000 0x00000000 1 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00418 round.s 0xf149f2ca 0x00000000 0x00000000 4 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00419 round.s 0xf149f2ca 0x00000000 0x00000000 15 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00420 floor.s 0xf149f2ca 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00421 floor.s 0xf149f2ca 0x00000000 0x00000000 1 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00422 floor.s 0xf149f2ca 0x00000000 0x00000000 4 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00423 floor.s 0xf149f2ca 0x00000000 0x00000000 15 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00424 ceil.s 0xf149f2ca 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00425 ceil.s 0xf149f2ca 0x00000000 0x00000000 1 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00426 ceil.s 0xf149f2ca 0x00000000 0x00000000 4 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00427 ceil.s 0xf149f2ca 0x00000000 0x00000000 15 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00428 trunc.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00429 trunc.s 0x7f800000 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00430 trunc.s 0x7f800000 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00431 trunc.s 0x7f800000 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00432 utrunc.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00433 utrunc.s 0x7f800000 0x00000000 0x00000000 1 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00434 utrunc.s 0x7f800000 0x00000000 0x00000000 4 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00435 utrunc.s 0x7f800000 0x00000000 0x00000000 15 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00436 round.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00437 round.s 0x7f800000 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00438 round.s 0x7f800000 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00439 round.s 0x7f800000 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00440 floor.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00441 floor.s 0x7f800000 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00442 floor.s 0x7f800000 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00443 floor.s 0x7f800000 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00444 ceil.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00445 ceil.s 0x7f800000 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00446 ceil.s 0x7f800000 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00447 ceil.s 0x7f800000 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00448 trunc.s 0xff800000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00449 trunc.s 0xff800000 0x00000000 0x00000000 1 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00450 trunc.s 0xff800000 0x00000000 0x00000000 4 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00451 trunc.s 0xff800000 0x00000000 0x00000000 15 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00452 utrunc.s 0xff800000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00453 utrunc.s 0xff800000 0x00000000 0x00000000 1 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00454 utrunc.s 0xff800000 0x00000000 0x00000000 4 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00455 utrunc.s 0xff800000 0x00000000 0x00000000 15 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00456 round.s 0xff800000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00457 round.s 0xff800000 0x00000000 0x00000000 1 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00458 round.s 0xff800000 0x00000000 0x00000000 4 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00459 round.s 0xff800000 0x00000000 0x00000000 15 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00460 floor.s 0xff800000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00461 floor.s 0xff800000 0x00000000 0x00000000 1 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00462 floor.s 0xff800000 0x00000000 0x00000000 4 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00463 floor.s 0xff800000 0x00000000 0x00000000 15 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00464 ceil.s 0xff800000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00465 ceil.s 0xff800000 0x00000000 0x00000000 1 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00466 ceil.s 0xff800000 0x00000000 0x00000000 4 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00467 ceil.s 0xff800000 0x00000000 0x00000000 15 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00468 trunc.s 0x7fc00000 0x00000000 0x00000000 0 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00469 trunc.s 0x7fc00000 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00470 trunc.s 0x7fc00000 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00471 trunc.s 0x7fc00000 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00472 utrunc.s 0x7fc00000 0x00000000 0x00000000 0 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00473 utrunc.s 0x7fc00000 0x00000000 0x00000000 1 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00474 utrunc.s 0x7fc00000 0x00000000 0x00000000 4 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00475 utrunc.s 0x7fc00000 0x00000000 0x00000000 15 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00476 round.s 0x7fc00000 0x00000000 0x00000000 0 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00477 round.s 0x7fc00000 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00478 round.s 0x7fc00000 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00479 round.s 0x7fc00000 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00480 floor.s 0x7fc00000 0x00000000 0x00000000 0 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00481 floor.s 0x7fc00000 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00482 floor.s 0x7fc00000 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00483 floor.s 0x7fc00000 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00484 ceil.s 0x7fc00000 0x00000000 0x00000000 0 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00485 ceil.s 0x7fc00000 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00486 ceil.s 0x7fc00000 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00487 ceil.s 0x7fc00000 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00488 trunc.s 0x00000001 0x00000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00489 trunc.s 0x00000001 0x00000000 0x00000000 1 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00490 trunc.s 0x00000001 0x00000000 0x00000000 4 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00491 trunc.s 0x00000001 0x00000000 0x00000000 15 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00492 utrunc.s 0x00000001 0x00000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00493 utrunc.s 0x00000001 0x00000000 0x00000000 1 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00494 utrunc.s 0x00000001 0x00000000 0x00000000 4 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00495 utrunc.s 0x00000001 0x00000000 0x00000000 15 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00496 round.s 0x00000001 0x00000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00497 round.s 0x00000001 0x00000000 0x00000000 1 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00498 round.s 0x00000001 0x00000000 0x00000000 4 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00499 round.s 0x00000001 0x00000000 0x00000000 15 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00500 floor.s 0x00000001 0x00000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00501 floor.s 0x00000001 0x00000000 0x00000000 1 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00502 floor.s 0x00000001 0x00000000 0x00000000 4 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00503 floor.s 0x00000001 0x00000000 0x00000000 15 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00504 ceil.s 0x00000001 0x00000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00505 ceil.s 0x00000001 0x00000000 0x00000000 1 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00506 ceil.s 0x00000001 0x00000000 0x00000000 4 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00507 ceil.s 0x00000001 0x00000000 0x00000000 15 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00508 trunc.s 0x4f800000 0x00000000 0x00000000 0 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00509 trunc.s 0x4f800000 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00510 trunc.s 0x4f800000 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00511 trunc.s 0x4f800000 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00512 utrunc.s 0x4f800000 0x00000000 0x00000000 0 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00513 utrunc.s 0x4f800000 0x00000000 0x00000000 1 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00514 utrunc.s 0x4f800000 0x00000000 0x00000000 4 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00515 utrunc.s 0x4f800000 0x00000000 0x00000000 15 0 -> 0xffffffff UNKNOWN:fsr_flag_bits -00516 round.s 0x4f800000 0x00000000 0x00000000 0 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00517 round.s 0x4f800000 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00518 round.s 0x4f800000 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00519 round.s 0x4f800000 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00520 floor.s 0x4f800000 0x00000000 0x00000000 0 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00521 floor.s 0x4f800000 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00522 floor.s 0x4f800000 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00523 floor.s 0x4f800000 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00524 ceil.s 0x4f800000 0x00000000 0x00000000 0 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00525 ceil.s 0x4f800000 0x00000000 0x00000000 1 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00526 ceil.s 0x4f800000 0x00000000 0x00000000 4 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits -00527 ceil.s 0x4f800000 0x00000000 0x00000000 15 0 -> 0x7fffffff UNKNOWN:fsr_flag_bits +# fsr: the predicted FSR after the vector, cleared before it — a +# first-class prediction since P6 measured the flag semantics. +00000 float.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00001 float.s 0x00000000 0x00000000 0x00000000 1 0 -> 0x00000000 0x00000000 +00002 float.s 0x00000000 0x00000000 0x00000000 4 0 -> 0x00000000 0x00000000 +00003 float.s 0x00000000 0x00000000 0x00000000 15 0 -> 0x00000000 0x00000000 +00004 ufloat.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00005 ufloat.s 0x00000000 0x00000000 0x00000000 1 0 -> 0x00000000 0x00000000 +00006 ufloat.s 0x00000000 0x00000000 0x00000000 4 0 -> 0x00000000 0x00000000 +00007 ufloat.s 0x00000000 0x00000000 0x00000000 15 0 -> 0x00000000 0x00000000 +00008 float.s 0x00000001 0x00000000 0x00000000 0 0 -> 0x3f800000 0x00000000 +00009 float.s 0x00000001 0x00000000 0x00000000 1 0 -> 0x3f000000 0x00000000 +00010 float.s 0x00000001 0x00000000 0x00000000 4 0 -> 0x3d800000 0x00000000 +00011 float.s 0x00000001 0x00000000 0x00000000 15 0 -> 0x38000000 0x00000000 +00012 ufloat.s 0x00000001 0x00000000 0x00000000 0 0 -> 0x3f800000 0x00000000 +00013 ufloat.s 0x00000001 0x00000000 0x00000000 1 0 -> 0x3f000000 0x00000000 +00014 ufloat.s 0x00000001 0x00000000 0x00000000 4 0 -> 0x3d800000 0x00000000 +00015 ufloat.s 0x00000001 0x00000000 0x00000000 15 0 -> 0x38000000 0x00000000 +00016 float.s 0xffffffff 0x00000000 0x00000000 0 0 -> 0xbf800000 0x00000000 +00017 float.s 0xffffffff 0x00000000 0x00000000 1 0 -> 0xbf000000 0x00000000 +00018 float.s 0xffffffff 0x00000000 0x00000000 4 0 -> 0xbd800000 0x00000000 +00019 float.s 0xffffffff 0x00000000 0x00000000 15 0 -> 0xb8000000 0x00000000 +00020 ufloat.s 0xffffffff 0x00000000 0x00000000 0 0 -> 0x4f800000 0x00000080 +00021 ufloat.s 0xffffffff 0x00000000 0x00000000 1 0 -> 0x4f000000 0x00000080 +00022 ufloat.s 0xffffffff 0x00000000 0x00000000 4 0 -> 0x4d800000 0x00000080 +00023 ufloat.s 0xffffffff 0x00000000 0x00000000 15 0 -> 0x48000000 0x00000080 +00024 float.s 0x00000002 0x00000000 0x00000000 0 0 -> 0x40000000 0x00000000 +00025 float.s 0x00000002 0x00000000 0x00000000 1 0 -> 0x3f800000 0x00000000 +00026 float.s 0x00000002 0x00000000 0x00000000 4 0 -> 0x3e000000 0x00000000 +00027 float.s 0x00000002 0x00000000 0x00000000 15 0 -> 0x38800000 0x00000000 +00028 ufloat.s 0x00000002 0x00000000 0x00000000 0 0 -> 0x40000000 0x00000000 +00029 ufloat.s 0x00000002 0x00000000 0x00000000 1 0 -> 0x3f800000 0x00000000 +00030 ufloat.s 0x00000002 0x00000000 0x00000000 4 0 -> 0x3e000000 0x00000000 +00031 ufloat.s 0x00000002 0x00000000 0x00000000 15 0 -> 0x38800000 0x00000000 +00032 float.s 0xfffffffe 0x00000000 0x00000000 0 0 -> 0xc0000000 0x00000000 +00033 float.s 0xfffffffe 0x00000000 0x00000000 1 0 -> 0xbf800000 0x00000000 +00034 float.s 0xfffffffe 0x00000000 0x00000000 4 0 -> 0xbe000000 0x00000000 +00035 float.s 0xfffffffe 0x00000000 0x00000000 15 0 -> 0xb8800000 0x00000000 +00036 ufloat.s 0xfffffffe 0x00000000 0x00000000 0 0 -> 0x4f800000 0x00000080 +00037 ufloat.s 0xfffffffe 0x00000000 0x00000000 1 0 -> 0x4f000000 0x00000080 +00038 ufloat.s 0xfffffffe 0x00000000 0x00000000 4 0 -> 0x4d800000 0x00000080 +00039 ufloat.s 0xfffffffe 0x00000000 0x00000000 15 0 -> 0x48000000 0x00000080 +00040 float.s 0x7fffffff 0x00000000 0x00000000 0 0 -> 0x4f000000 0x00000080 +00041 float.s 0x7fffffff 0x00000000 0x00000000 1 0 -> 0x4e800000 0x00000080 +00042 float.s 0x7fffffff 0x00000000 0x00000000 4 0 -> 0x4d000000 0x00000080 +00043 float.s 0x7fffffff 0x00000000 0x00000000 15 0 -> 0x47800000 0x00000080 +00044 ufloat.s 0x7fffffff 0x00000000 0x00000000 0 0 -> 0x4f000000 0x00000080 +00045 ufloat.s 0x7fffffff 0x00000000 0x00000000 1 0 -> 0x4e800000 0x00000080 +00046 ufloat.s 0x7fffffff 0x00000000 0x00000000 4 0 -> 0x4d000000 0x00000080 +00047 ufloat.s 0x7fffffff 0x00000000 0x00000000 15 0 -> 0x47800000 0x00000080 +00048 float.s 0x80000000 0x00000000 0x00000000 0 0 -> 0xcf000000 0x00000000 +00049 float.s 0x80000000 0x00000000 0x00000000 1 0 -> 0xce800000 0x00000000 +00050 float.s 0x80000000 0x00000000 0x00000000 4 0 -> 0xcd000000 0x00000000 +00051 float.s 0x80000000 0x00000000 0x00000000 15 0 -> 0xc7800000 0x00000000 +00052 ufloat.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x4f000000 0x00000000 +00053 ufloat.s 0x80000000 0x00000000 0x00000000 1 0 -> 0x4e800000 0x00000000 +00054 ufloat.s 0x80000000 0x00000000 0x00000000 4 0 -> 0x4d000000 0x00000000 +00055 ufloat.s 0x80000000 0x00000000 0x00000000 15 0 -> 0x47800000 0x00000000 +00056 float.s 0x00ffffff 0x00000000 0x00000000 0 0 -> 0x4b7fffff 0x00000000 +00057 float.s 0x00ffffff 0x00000000 0x00000000 1 0 -> 0x4affffff 0x00000000 +00058 float.s 0x00ffffff 0x00000000 0x00000000 4 0 -> 0x497fffff 0x00000000 +00059 float.s 0x00ffffff 0x00000000 0x00000000 15 0 -> 0x43ffffff 0x00000000 +00060 ufloat.s 0x00ffffff 0x00000000 0x00000000 0 0 -> 0x4b7fffff 0x00000000 +00061 ufloat.s 0x00ffffff 0x00000000 0x00000000 1 0 -> 0x4affffff 0x00000000 +00062 ufloat.s 0x00ffffff 0x00000000 0x00000000 4 0 -> 0x497fffff 0x00000000 +00063 ufloat.s 0x00ffffff 0x00000000 0x00000000 15 0 -> 0x43ffffff 0x00000000 +00064 float.s 0x01000000 0x00000000 0x00000000 0 0 -> 0x4b800000 0x00000000 +00065 float.s 0x01000000 0x00000000 0x00000000 1 0 -> 0x4b000000 0x00000000 +00066 float.s 0x01000000 0x00000000 0x00000000 4 0 -> 0x49800000 0x00000000 +00067 float.s 0x01000000 0x00000000 0x00000000 15 0 -> 0x44000000 0x00000000 +00068 ufloat.s 0x01000000 0x00000000 0x00000000 0 0 -> 0x4b800000 0x00000000 +00069 ufloat.s 0x01000000 0x00000000 0x00000000 1 0 -> 0x4b000000 0x00000000 +00070 ufloat.s 0x01000000 0x00000000 0x00000000 4 0 -> 0x49800000 0x00000000 +00071 ufloat.s 0x01000000 0x00000000 0x00000000 15 0 -> 0x44000000 0x00000000 +00072 float.s 0x01000001 0x00000000 0x00000000 0 0 -> 0x4b800000 0x00000080 +00073 float.s 0x01000001 0x00000000 0x00000000 1 0 -> 0x4b000000 0x00000080 +00074 float.s 0x01000001 0x00000000 0x00000000 4 0 -> 0x49800000 0x00000080 +00075 float.s 0x01000001 0x00000000 0x00000000 15 0 -> 0x44000000 0x00000080 +00076 ufloat.s 0x01000001 0x00000000 0x00000000 0 0 -> 0x4b800000 0x00000080 +00077 ufloat.s 0x01000001 0x00000000 0x00000000 1 0 -> 0x4b000000 0x00000080 +00078 ufloat.s 0x01000001 0x00000000 0x00000000 4 0 -> 0x49800000 0x00000080 +00079 ufloat.s 0x01000001 0x00000000 0x00000000 15 0 -> 0x44000000 0x00000080 +00080 float.s 0x01000003 0x00000000 0x00000000 0 0 -> 0x4b800002 0x00000080 +00081 float.s 0x01000003 0x00000000 0x00000000 1 0 -> 0x4b000002 0x00000080 +00082 float.s 0x01000003 0x00000000 0x00000000 4 0 -> 0x49800002 0x00000080 +00083 float.s 0x01000003 0x00000000 0x00000000 15 0 -> 0x44000002 0x00000080 +00084 ufloat.s 0x01000003 0x00000000 0x00000000 0 0 -> 0x4b800002 0x00000080 +00085 ufloat.s 0x01000003 0x00000000 0x00000000 1 0 -> 0x4b000002 0x00000080 +00086 ufloat.s 0x01000003 0x00000000 0x00000000 4 0 -> 0x49800002 0x00000080 +00087 ufloat.s 0x01000003 0x00000000 0x00000000 15 0 -> 0x44000002 0x00000080 +00088 float.s 0x075bcd15 0x00000000 0x00000000 0 0 -> 0x4ceb79a3 0x00000080 +00089 float.s 0x075bcd15 0x00000000 0x00000000 1 0 -> 0x4c6b79a3 0x00000080 +00090 float.s 0x075bcd15 0x00000000 0x00000000 4 0 -> 0x4aeb79a3 0x00000080 +00091 float.s 0x075bcd15 0x00000000 0x00000000 15 0 -> 0x456b79a3 0x00000080 +00092 ufloat.s 0x075bcd15 0x00000000 0x00000000 0 0 -> 0x4ceb79a3 0x00000080 +00093 ufloat.s 0x075bcd15 0x00000000 0x00000000 1 0 -> 0x4c6b79a3 0x00000080 +00094 ufloat.s 0x075bcd15 0x00000000 0x00000000 4 0 -> 0x4aeb79a3 0x00000080 +00095 ufloat.s 0x075bcd15 0x00000000 0x00000000 15 0 -> 0x456b79a3 0x00000080 +00096 float.s 0xf8a432eb 0x00000000 0x00000000 0 0 -> 0xcceb79a3 0x00000080 +00097 float.s 0xf8a432eb 0x00000000 0x00000000 1 0 -> 0xcc6b79a3 0x00000080 +00098 float.s 0xf8a432eb 0x00000000 0x00000000 4 0 -> 0xcaeb79a3 0x00000080 +00099 float.s 0xf8a432eb 0x00000000 0x00000000 15 0 -> 0xc56b79a3 0x00000080 +00100 ufloat.s 0xf8a432eb 0x00000000 0x00000000 0 0 -> 0x4f78a433 0x00000080 +00101 ufloat.s 0xf8a432eb 0x00000000 0x00000000 1 0 -> 0x4ef8a433 0x00000080 +00102 ufloat.s 0xf8a432eb 0x00000000 0x00000000 4 0 -> 0x4d78a433 0x00000080 +00103 ufloat.s 0xf8a432eb 0x00000000 0x00000000 15 0 -> 0x47f8a433 0x00000080 +00104 float.s 0x40000000 0x00000000 0x00000000 0 0 -> 0x4e800000 0x00000000 +00105 float.s 0x40000000 0x00000000 0x00000000 1 0 -> 0x4e000000 0x00000000 +00106 float.s 0x40000000 0x00000000 0x00000000 4 0 -> 0x4c800000 0x00000000 +00107 float.s 0x40000000 0x00000000 0x00000000 15 0 -> 0x47000000 0x00000000 +00108 ufloat.s 0x40000000 0x00000000 0x00000000 0 0 -> 0x4e800000 0x00000000 +00109 ufloat.s 0x40000000 0x00000000 0x00000000 1 0 -> 0x4e000000 0x00000000 +00110 ufloat.s 0x40000000 0x00000000 0x00000000 4 0 -> 0x4c800000 0x00000000 +00111 ufloat.s 0x40000000 0x00000000 0x00000000 15 0 -> 0x47000000 0x00000000 +00112 float.s 0xc0000000 0x00000000 0x00000000 0 0 -> 0xce800000 0x00000000 +00113 float.s 0xc0000000 0x00000000 0x00000000 1 0 -> 0xce000000 0x00000000 +00114 float.s 0xc0000000 0x00000000 0x00000000 4 0 -> 0xcc800000 0x00000000 +00115 float.s 0xc0000000 0x00000000 0x00000000 15 0 -> 0xc7000000 0x00000000 +00116 ufloat.s 0xc0000000 0x00000000 0x00000000 0 0 -> 0x4f400000 0x00000000 +00117 ufloat.s 0xc0000000 0x00000000 0x00000000 1 0 -> 0x4ec00000 0x00000000 +00118 ufloat.s 0xc0000000 0x00000000 0x00000000 4 0 -> 0x4d400000 0x00000000 +00119 ufloat.s 0xc0000000 0x00000000 0x00000000 15 0 -> 0x47c00000 0x00000000 +00120 float.s 0x000000ff 0x00000000 0x00000000 0 0 -> 0x437f0000 0x00000000 +00121 float.s 0x000000ff 0x00000000 0x00000000 1 0 -> 0x42ff0000 0x00000000 +00122 float.s 0x000000ff 0x00000000 0x00000000 4 0 -> 0x417f0000 0x00000000 +00123 float.s 0x000000ff 0x00000000 0x00000000 15 0 -> 0x3bff0000 0x00000000 +00124 ufloat.s 0x000000ff 0x00000000 0x00000000 0 0 -> 0x437f0000 0x00000000 +00125 ufloat.s 0x000000ff 0x00000000 0x00000000 1 0 -> 0x42ff0000 0x00000000 +00126 ufloat.s 0x000000ff 0x00000000 0x00000000 4 0 -> 0x417f0000 0x00000000 +00127 ufloat.s 0x000000ff 0x00000000 0x00000000 15 0 -> 0x3bff0000 0x00000000 +00128 trunc.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00129 trunc.s 0x00000000 0x00000000 0x00000000 1 0 -> 0x00000000 0x00000000 +00130 trunc.s 0x00000000 0x00000000 0x00000000 4 0 -> 0x00000000 0x00000000 +00131 trunc.s 0x00000000 0x00000000 0x00000000 15 0 -> 0x00000000 0x00000000 +00132 utrunc.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00133 utrunc.s 0x00000000 0x00000000 0x00000000 1 0 -> 0x00000000 0x00000000 +00134 utrunc.s 0x00000000 0x00000000 0x00000000 4 0 -> 0x00000000 0x00000000 +00135 utrunc.s 0x00000000 0x00000000 0x00000000 15 0 -> 0x00000000 0x00000000 +00136 round.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00137 round.s 0x00000000 0x00000000 0x00000000 1 0 -> 0x00000000 0x00000000 +00138 round.s 0x00000000 0x00000000 0x00000000 4 0 -> 0x00000000 0x00000000 +00139 round.s 0x00000000 0x00000000 0x00000000 15 0 -> 0x00000000 0x00000000 +00140 floor.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00141 floor.s 0x00000000 0x00000000 0x00000000 1 0 -> 0x00000000 0x00000000 +00142 floor.s 0x00000000 0x00000000 0x00000000 4 0 -> 0x00000000 0x00000000 +00143 floor.s 0x00000000 0x00000000 0x00000000 15 0 -> 0x00000000 0x00000000 +00144 ceil.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00145 ceil.s 0x00000000 0x00000000 0x00000000 1 0 -> 0x00000000 0x00000000 +00146 ceil.s 0x00000000 0x00000000 0x00000000 4 0 -> 0x00000000 0x00000000 +00147 ceil.s 0x00000000 0x00000000 0x00000000 15 0 -> 0x00000000 0x00000000 +00148 trunc.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00149 trunc.s 0x80000000 0x00000000 0x00000000 1 0 -> 0x00000000 0x00000000 +00150 trunc.s 0x80000000 0x00000000 0x00000000 4 0 -> 0x00000000 0x00000000 +00151 trunc.s 0x80000000 0x00000000 0x00000000 15 0 -> 0x00000000 0x00000000 +00152 utrunc.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00153 utrunc.s 0x80000000 0x00000000 0x00000000 1 0 -> 0x00000000 0x00000000 +00154 utrunc.s 0x80000000 0x00000000 0x00000000 4 0 -> 0x00000000 0x00000000 +00155 utrunc.s 0x80000000 0x00000000 0x00000000 15 0 -> 0x00000000 0x00000000 +00156 round.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00157 round.s 0x80000000 0x00000000 0x00000000 1 0 -> 0x00000000 0x00000000 +00158 round.s 0x80000000 0x00000000 0x00000000 4 0 -> 0x00000000 0x00000000 +00159 round.s 0x80000000 0x00000000 0x00000000 15 0 -> 0x00000000 0x00000000 +00160 floor.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00161 floor.s 0x80000000 0x00000000 0x00000000 1 0 -> 0x00000000 0x00000000 +00162 floor.s 0x80000000 0x00000000 0x00000000 4 0 -> 0x00000000 0x00000000 +00163 floor.s 0x80000000 0x00000000 0x00000000 15 0 -> 0x00000000 0x00000000 +00164 ceil.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00165 ceil.s 0x80000000 0x00000000 0x00000000 1 0 -> 0x00000000 0x00000000 +00166 ceil.s 0x80000000 0x00000000 0x00000000 4 0 -> 0x00000000 0x00000000 +00167 ceil.s 0x80000000 0x00000000 0x00000000 15 0 -> 0x00000000 0x00000000 +00168 trunc.s 0x3f000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000080 +00169 trunc.s 0x3f000000 0x00000000 0x00000000 1 0 -> 0x00000001 0x00000000 +00170 trunc.s 0x3f000000 0x00000000 0x00000000 4 0 -> 0x00000008 0x00000000 +00171 trunc.s 0x3f000000 0x00000000 0x00000000 15 0 -> 0x00004000 0x00000000 +00172 utrunc.s 0x3f000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000080 +00173 utrunc.s 0x3f000000 0x00000000 0x00000000 1 0 -> 0x00000001 0x00000000 +00174 utrunc.s 0x3f000000 0x00000000 0x00000000 4 0 -> 0x00000008 0x00000000 +00175 utrunc.s 0x3f000000 0x00000000 0x00000000 15 0 -> 0x00004000 0x00000000 +00176 round.s 0x3f000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000080 +00177 round.s 0x3f000000 0x00000000 0x00000000 1 0 -> 0x00000001 0x00000000 +00178 round.s 0x3f000000 0x00000000 0x00000000 4 0 -> 0x00000008 0x00000000 +00179 round.s 0x3f000000 0x00000000 0x00000000 15 0 -> 0x00004000 0x00000000 +00180 floor.s 0x3f000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000080 +00181 floor.s 0x3f000000 0x00000000 0x00000000 1 0 -> 0x00000001 0x00000000 +00182 floor.s 0x3f000000 0x00000000 0x00000000 4 0 -> 0x00000008 0x00000000 +00183 floor.s 0x3f000000 0x00000000 0x00000000 15 0 -> 0x00004000 0x00000000 +00184 ceil.s 0x3f000000 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000080 +00185 ceil.s 0x3f000000 0x00000000 0x00000000 1 0 -> 0x00000001 0x00000000 +00186 ceil.s 0x3f000000 0x00000000 0x00000000 4 0 -> 0x00000008 0x00000000 +00187 ceil.s 0x3f000000 0x00000000 0x00000000 15 0 -> 0x00004000 0x00000000 +00188 trunc.s 0xbf000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000080 +00189 trunc.s 0xbf000000 0x00000000 0x00000000 1 0 -> 0xffffffff 0x00000000 +00190 trunc.s 0xbf000000 0x00000000 0x00000000 4 0 -> 0xfffffff8 0x00000000 +00191 trunc.s 0xbf000000 0x00000000 0x00000000 15 0 -> 0xffffc000 0x00000000 +00192 utrunc.s 0xbf000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000080 +00193 utrunc.s 0xbf000000 0x00000000 0x00000000 1 0 -> 0xffffffff 0x00000800 +00194 utrunc.s 0xbf000000 0x00000000 0x00000000 4 0 -> 0xfffffff8 0x00000800 +00195 utrunc.s 0xbf000000 0x00000000 0x00000000 15 0 -> 0xffffc000 0x00000800 +00196 round.s 0xbf000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000080 +00197 round.s 0xbf000000 0x00000000 0x00000000 1 0 -> 0xffffffff 0x00000000 +00198 round.s 0xbf000000 0x00000000 0x00000000 4 0 -> 0xfffffff8 0x00000000 +00199 round.s 0xbf000000 0x00000000 0x00000000 15 0 -> 0xffffc000 0x00000000 +00200 floor.s 0xbf000000 0x00000000 0x00000000 0 0 -> 0xffffffff 0x00000080 +00201 floor.s 0xbf000000 0x00000000 0x00000000 1 0 -> 0xffffffff 0x00000000 +00202 floor.s 0xbf000000 0x00000000 0x00000000 4 0 -> 0xfffffff8 0x00000000 +00203 floor.s 0xbf000000 0x00000000 0x00000000 15 0 -> 0xffffc000 0x00000000 +00204 ceil.s 0xbf000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000080 +00205 ceil.s 0xbf000000 0x00000000 0x00000000 1 0 -> 0xffffffff 0x00000000 +00206 ceil.s 0xbf000000 0x00000000 0x00000000 4 0 -> 0xfffffff8 0x00000000 +00207 ceil.s 0xbf000000 0x00000000 0x00000000 15 0 -> 0xffffc000 0x00000000 +00208 trunc.s 0x3fc00000 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000080 +00209 trunc.s 0x3fc00000 0x00000000 0x00000000 1 0 -> 0x00000003 0x00000000 +00210 trunc.s 0x3fc00000 0x00000000 0x00000000 4 0 -> 0x00000018 0x00000000 +00211 trunc.s 0x3fc00000 0x00000000 0x00000000 15 0 -> 0x0000c000 0x00000000 +00212 utrunc.s 0x3fc00000 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000080 +00213 utrunc.s 0x3fc00000 0x00000000 0x00000000 1 0 -> 0x00000003 0x00000000 +00214 utrunc.s 0x3fc00000 0x00000000 0x00000000 4 0 -> 0x00000018 0x00000000 +00215 utrunc.s 0x3fc00000 0x00000000 0x00000000 15 0 -> 0x0000c000 0x00000000 +00216 round.s 0x3fc00000 0x00000000 0x00000000 0 0 -> 0x00000002 0x00000080 +00217 round.s 0x3fc00000 0x00000000 0x00000000 1 0 -> 0x00000003 0x00000000 +00218 round.s 0x3fc00000 0x00000000 0x00000000 4 0 -> 0x00000018 0x00000000 +00219 round.s 0x3fc00000 0x00000000 0x00000000 15 0 -> 0x0000c000 0x00000000 +00220 floor.s 0x3fc00000 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000080 +00221 floor.s 0x3fc00000 0x00000000 0x00000000 1 0 -> 0x00000003 0x00000000 +00222 floor.s 0x3fc00000 0x00000000 0x00000000 4 0 -> 0x00000018 0x00000000 +00223 floor.s 0x3fc00000 0x00000000 0x00000000 15 0 -> 0x0000c000 0x00000000 +00224 ceil.s 0x3fc00000 0x00000000 0x00000000 0 0 -> 0x00000002 0x00000080 +00225 ceil.s 0x3fc00000 0x00000000 0x00000000 1 0 -> 0x00000003 0x00000000 +00226 ceil.s 0x3fc00000 0x00000000 0x00000000 4 0 -> 0x00000018 0x00000000 +00227 ceil.s 0x3fc00000 0x00000000 0x00000000 15 0 -> 0x0000c000 0x00000000 +00228 trunc.s 0xbfc00000 0x00000000 0x00000000 0 0 -> 0xffffffff 0x00000080 +00229 trunc.s 0xbfc00000 0x00000000 0x00000000 1 0 -> 0xfffffffd 0x00000000 +00230 trunc.s 0xbfc00000 0x00000000 0x00000000 4 0 -> 0xffffffe8 0x00000000 +00231 trunc.s 0xbfc00000 0x00000000 0x00000000 15 0 -> 0xffff4000 0x00000000 +00232 utrunc.s 0xbfc00000 0x00000000 0x00000000 0 0 -> 0xffffffff 0x00000800 +00233 utrunc.s 0xbfc00000 0x00000000 0x00000000 1 0 -> 0xfffffffd 0x00000800 +00234 utrunc.s 0xbfc00000 0x00000000 0x00000000 4 0 -> 0xffffffe8 0x00000800 +00235 utrunc.s 0xbfc00000 0x00000000 0x00000000 15 0 -> 0xffff4000 0x00000800 +00236 round.s 0xbfc00000 0x00000000 0x00000000 0 0 -> 0xfffffffe 0x00000080 +00237 round.s 0xbfc00000 0x00000000 0x00000000 1 0 -> 0xfffffffd 0x00000000 +00238 round.s 0xbfc00000 0x00000000 0x00000000 4 0 -> 0xffffffe8 0x00000000 +00239 round.s 0xbfc00000 0x00000000 0x00000000 15 0 -> 0xffff4000 0x00000000 +00240 floor.s 0xbfc00000 0x00000000 0x00000000 0 0 -> 0xfffffffe 0x00000080 +00241 floor.s 0xbfc00000 0x00000000 0x00000000 1 0 -> 0xfffffffd 0x00000000 +00242 floor.s 0xbfc00000 0x00000000 0x00000000 4 0 -> 0xffffffe8 0x00000000 +00243 floor.s 0xbfc00000 0x00000000 0x00000000 15 0 -> 0xffff4000 0x00000000 +00244 ceil.s 0xbfc00000 0x00000000 0x00000000 0 0 -> 0xffffffff 0x00000080 +00245 ceil.s 0xbfc00000 0x00000000 0x00000000 1 0 -> 0xfffffffd 0x00000000 +00246 ceil.s 0xbfc00000 0x00000000 0x00000000 4 0 -> 0xffffffe8 0x00000000 +00247 ceil.s 0xbfc00000 0x00000000 0x00000000 15 0 -> 0xffff4000 0x00000000 +00248 trunc.s 0x40200000 0x00000000 0x00000000 0 0 -> 0x00000002 0x00000080 +00249 trunc.s 0x40200000 0x00000000 0x00000000 1 0 -> 0x00000005 0x00000000 +00250 trunc.s 0x40200000 0x00000000 0x00000000 4 0 -> 0x00000028 0x00000000 +00251 trunc.s 0x40200000 0x00000000 0x00000000 15 0 -> 0x00014000 0x00000000 +00252 utrunc.s 0x40200000 0x00000000 0x00000000 0 0 -> 0x00000002 0x00000080 +00253 utrunc.s 0x40200000 0x00000000 0x00000000 1 0 -> 0x00000005 0x00000000 +00254 utrunc.s 0x40200000 0x00000000 0x00000000 4 0 -> 0x00000028 0x00000000 +00255 utrunc.s 0x40200000 0x00000000 0x00000000 15 0 -> 0x00014000 0x00000000 +00256 round.s 0x40200000 0x00000000 0x00000000 0 0 -> 0x00000002 0x00000080 +00257 round.s 0x40200000 0x00000000 0x00000000 1 0 -> 0x00000005 0x00000000 +00258 round.s 0x40200000 0x00000000 0x00000000 4 0 -> 0x00000028 0x00000000 +00259 round.s 0x40200000 0x00000000 0x00000000 15 0 -> 0x00014000 0x00000000 +00260 floor.s 0x40200000 0x00000000 0x00000000 0 0 -> 0x00000002 0x00000080 +00261 floor.s 0x40200000 0x00000000 0x00000000 1 0 -> 0x00000005 0x00000000 +00262 floor.s 0x40200000 0x00000000 0x00000000 4 0 -> 0x00000028 0x00000000 +00263 floor.s 0x40200000 0x00000000 0x00000000 15 0 -> 0x00014000 0x00000000 +00264 ceil.s 0x40200000 0x00000000 0x00000000 0 0 -> 0x00000003 0x00000080 +00265 ceil.s 0x40200000 0x00000000 0x00000000 1 0 -> 0x00000005 0x00000000 +00266 ceil.s 0x40200000 0x00000000 0x00000000 4 0 -> 0x00000028 0x00000000 +00267 ceil.s 0x40200000 0x00000000 0x00000000 15 0 -> 0x00014000 0x00000000 +00268 trunc.s 0xc0200000 0x00000000 0x00000000 0 0 -> 0xfffffffe 0x00000080 +00269 trunc.s 0xc0200000 0x00000000 0x00000000 1 0 -> 0xfffffffb 0x00000000 +00270 trunc.s 0xc0200000 0x00000000 0x00000000 4 0 -> 0xffffffd8 0x00000000 +00271 trunc.s 0xc0200000 0x00000000 0x00000000 15 0 -> 0xfffec000 0x00000000 +00272 utrunc.s 0xc0200000 0x00000000 0x00000000 0 0 -> 0xfffffffe 0x00000800 +00273 utrunc.s 0xc0200000 0x00000000 0x00000000 1 0 -> 0xfffffffb 0x00000800 +00274 utrunc.s 0xc0200000 0x00000000 0x00000000 4 0 -> 0xffffffd8 0x00000800 +00275 utrunc.s 0xc0200000 0x00000000 0x00000000 15 0 -> 0xfffec000 0x00000800 +00276 round.s 0xc0200000 0x00000000 0x00000000 0 0 -> 0xfffffffe 0x00000080 +00277 round.s 0xc0200000 0x00000000 0x00000000 1 0 -> 0xfffffffb 0x00000000 +00278 round.s 0xc0200000 0x00000000 0x00000000 4 0 -> 0xffffffd8 0x00000000 +00279 round.s 0xc0200000 0x00000000 0x00000000 15 0 -> 0xfffec000 0x00000000 +00280 floor.s 0xc0200000 0x00000000 0x00000000 0 0 -> 0xfffffffd 0x00000080 +00281 floor.s 0xc0200000 0x00000000 0x00000000 1 0 -> 0xfffffffb 0x00000000 +00282 floor.s 0xc0200000 0x00000000 0x00000000 4 0 -> 0xffffffd8 0x00000000 +00283 floor.s 0xc0200000 0x00000000 0x00000000 15 0 -> 0xfffec000 0x00000000 +00284 ceil.s 0xc0200000 0x00000000 0x00000000 0 0 -> 0xfffffffe 0x00000080 +00285 ceil.s 0xc0200000 0x00000000 0x00000000 1 0 -> 0xfffffffb 0x00000000 +00286 ceil.s 0xc0200000 0x00000000 0x00000000 4 0 -> 0xffffffd8 0x00000000 +00287 ceil.s 0xc0200000 0x00000000 0x00000000 15 0 -> 0xfffec000 0x00000000 +00288 trunc.s 0x3ff33333 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000080 +00289 trunc.s 0x3ff33333 0x00000000 0x00000000 1 0 -> 0x00000003 0x00000080 +00290 trunc.s 0x3ff33333 0x00000000 0x00000000 4 0 -> 0x0000001e 0x00000080 +00291 trunc.s 0x3ff33333 0x00000000 0x00000000 15 0 -> 0x0000f333 0x00000080 +00292 utrunc.s 0x3ff33333 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000080 +00293 utrunc.s 0x3ff33333 0x00000000 0x00000000 1 0 -> 0x00000003 0x00000080 +00294 utrunc.s 0x3ff33333 0x00000000 0x00000000 4 0 -> 0x0000001e 0x00000080 +00295 utrunc.s 0x3ff33333 0x00000000 0x00000000 15 0 -> 0x0000f333 0x00000080 +00296 round.s 0x3ff33333 0x00000000 0x00000000 0 0 -> 0x00000002 0x00000080 +00297 round.s 0x3ff33333 0x00000000 0x00000000 1 0 -> 0x00000004 0x00000080 +00298 round.s 0x3ff33333 0x00000000 0x00000000 4 0 -> 0x0000001e 0x00000080 +00299 round.s 0x3ff33333 0x00000000 0x00000000 15 0 -> 0x0000f333 0x00000080 +00300 floor.s 0x3ff33333 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000080 +00301 floor.s 0x3ff33333 0x00000000 0x00000000 1 0 -> 0x00000003 0x00000080 +00302 floor.s 0x3ff33333 0x00000000 0x00000000 4 0 -> 0x0000001e 0x00000080 +00303 floor.s 0x3ff33333 0x00000000 0x00000000 15 0 -> 0x0000f333 0x00000080 +00304 ceil.s 0x3ff33333 0x00000000 0x00000000 0 0 -> 0x00000002 0x00000080 +00305 ceil.s 0x3ff33333 0x00000000 0x00000000 1 0 -> 0x00000004 0x00000080 +00306 ceil.s 0x3ff33333 0x00000000 0x00000000 4 0 -> 0x0000001f 0x00000080 +00307 ceil.s 0x3ff33333 0x00000000 0x00000000 15 0 -> 0x0000f334 0x00000080 +00308 trunc.s 0xbff33333 0x00000000 0x00000000 0 0 -> 0xffffffff 0x00000080 +00309 trunc.s 0xbff33333 0x00000000 0x00000000 1 0 -> 0xfffffffd 0x00000080 +00310 trunc.s 0xbff33333 0x00000000 0x00000000 4 0 -> 0xffffffe2 0x00000080 +00311 trunc.s 0xbff33333 0x00000000 0x00000000 15 0 -> 0xffff0ccd 0x00000080 +00312 utrunc.s 0xbff33333 0x00000000 0x00000000 0 0 -> 0xffffffff 0x00000800 +00313 utrunc.s 0xbff33333 0x00000000 0x00000000 1 0 -> 0xfffffffd 0x00000800 +00314 utrunc.s 0xbff33333 0x00000000 0x00000000 4 0 -> 0xffffffe2 0x00000800 +00315 utrunc.s 0xbff33333 0x00000000 0x00000000 15 0 -> 0xffff0ccd 0x00000800 +00316 round.s 0xbff33333 0x00000000 0x00000000 0 0 -> 0xfffffffe 0x00000080 +00317 round.s 0xbff33333 0x00000000 0x00000000 1 0 -> 0xfffffffc 0x00000080 +00318 round.s 0xbff33333 0x00000000 0x00000000 4 0 -> 0xffffffe2 0x00000080 +00319 round.s 0xbff33333 0x00000000 0x00000000 15 0 -> 0xffff0ccd 0x00000080 +00320 floor.s 0xbff33333 0x00000000 0x00000000 0 0 -> 0xfffffffe 0x00000080 +00321 floor.s 0xbff33333 0x00000000 0x00000000 1 0 -> 0xfffffffc 0x00000080 +00322 floor.s 0xbff33333 0x00000000 0x00000000 4 0 -> 0xffffffe1 0x00000080 +00323 floor.s 0xbff33333 0x00000000 0x00000000 15 0 -> 0xffff0ccc 0x00000080 +00324 ceil.s 0xbff33333 0x00000000 0x00000000 0 0 -> 0xffffffff 0x00000080 +00325 ceil.s 0xbff33333 0x00000000 0x00000000 1 0 -> 0xfffffffd 0x00000080 +00326 ceil.s 0xbff33333 0x00000000 0x00000000 4 0 -> 0xffffffe2 0x00000080 +00327 ceil.s 0xbff33333 0x00000000 0x00000000 15 0 -> 0xffff0ccd 0x00000080 +00328 trunc.s 0x4f000000 0x00000000 0x00000000 0 0 -> 0x7fffffff 0x00000800 +00329 trunc.s 0x4f000000 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00330 trunc.s 0x4f000000 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00331 trunc.s 0x4f000000 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00332 utrunc.s 0x4f000000 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000000 +00333 utrunc.s 0x4f000000 0x00000000 0x00000000 1 0 -> 0xffffffff 0x00000800 +00334 utrunc.s 0x4f000000 0x00000000 0x00000000 4 0 -> 0xffffffff 0x00000800 +00335 utrunc.s 0x4f000000 0x00000000 0x00000000 15 0 -> 0xffffffff 0x00000800 +00336 round.s 0x4f000000 0x00000000 0x00000000 0 0 -> 0x7fffffff 0x00000800 +00337 round.s 0x4f000000 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00338 round.s 0x4f000000 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00339 round.s 0x4f000000 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00340 floor.s 0x4f000000 0x00000000 0x00000000 0 0 -> 0x7fffffff 0x00000800 +00341 floor.s 0x4f000000 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00342 floor.s 0x4f000000 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00343 floor.s 0x4f000000 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00344 ceil.s 0x4f000000 0x00000000 0x00000000 0 0 -> 0x7fffffff 0x00000800 +00345 ceil.s 0x4f000000 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00346 ceil.s 0x4f000000 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00347 ceil.s 0x4f000000 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00348 trunc.s 0xcf000000 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000000 +00349 trunc.s 0xcf000000 0x00000000 0x00000000 1 0 -> 0x80000000 0x00000800 +00350 trunc.s 0xcf000000 0x00000000 0x00000000 4 0 -> 0x80000000 0x00000800 +00351 trunc.s 0xcf000000 0x00000000 0x00000000 15 0 -> 0x80000000 0x00000800 +00352 utrunc.s 0xcf000000 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000800 +00353 utrunc.s 0xcf000000 0x00000000 0x00000000 1 0 -> 0x80000000 0x00000800 +00354 utrunc.s 0xcf000000 0x00000000 0x00000000 4 0 -> 0x80000000 0x00000800 +00355 utrunc.s 0xcf000000 0x00000000 0x00000000 15 0 -> 0x80000000 0x00000800 +00356 round.s 0xcf000000 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000000 +00357 round.s 0xcf000000 0x00000000 0x00000000 1 0 -> 0x80000000 0x00000800 +00358 round.s 0xcf000000 0x00000000 0x00000000 4 0 -> 0x80000000 0x00000800 +00359 round.s 0xcf000000 0x00000000 0x00000000 15 0 -> 0x80000000 0x00000800 +00360 floor.s 0xcf000000 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000000 +00361 floor.s 0xcf000000 0x00000000 0x00000000 1 0 -> 0x80000000 0x00000800 +00362 floor.s 0xcf000000 0x00000000 0x00000000 4 0 -> 0x80000000 0x00000800 +00363 floor.s 0xcf000000 0x00000000 0x00000000 15 0 -> 0x80000000 0x00000800 +00364 ceil.s 0xcf000000 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000000 +00365 ceil.s 0xcf000000 0x00000000 0x00000000 1 0 -> 0x80000000 0x00000800 +00366 ceil.s 0xcf000000 0x00000000 0x00000000 4 0 -> 0x80000000 0x00000800 +00367 ceil.s 0xcf000000 0x00000000 0x00000000 15 0 -> 0x80000000 0x00000800 +00368 trunc.s 0x4effffff 0x00000000 0x00000000 0 0 -> 0x7fffff80 0x00000000 +00369 trunc.s 0x4effffff 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00370 trunc.s 0x4effffff 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00371 trunc.s 0x4effffff 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00372 utrunc.s 0x4effffff 0x00000000 0x00000000 0 0 -> 0x7fffff80 0x00000000 +00373 utrunc.s 0x4effffff 0x00000000 0x00000000 1 0 -> 0xffffff00 0x00000000 +00374 utrunc.s 0x4effffff 0x00000000 0x00000000 4 0 -> 0xffffffff 0x00000800 +00375 utrunc.s 0x4effffff 0x00000000 0x00000000 15 0 -> 0xffffffff 0x00000800 +00376 round.s 0x4effffff 0x00000000 0x00000000 0 0 -> 0x7fffff80 0x00000000 +00377 round.s 0x4effffff 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00378 round.s 0x4effffff 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00379 round.s 0x4effffff 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00380 floor.s 0x4effffff 0x00000000 0x00000000 0 0 -> 0x7fffff80 0x00000000 +00381 floor.s 0x4effffff 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00382 floor.s 0x4effffff 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00383 floor.s 0x4effffff 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00384 ceil.s 0x4effffff 0x00000000 0x00000000 0 0 -> 0x7fffff80 0x00000000 +00385 ceil.s 0x4effffff 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00386 ceil.s 0x4effffff 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00387 ceil.s 0x4effffff 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00388 trunc.s 0x7149f2ca 0x00000000 0x00000000 0 0 -> 0x7fffffff 0x00000800 +00389 trunc.s 0x7149f2ca 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00390 trunc.s 0x7149f2ca 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00391 trunc.s 0x7149f2ca 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00392 utrunc.s 0x7149f2ca 0x00000000 0x00000000 0 0 -> 0xffffffff 0x00000800 +00393 utrunc.s 0x7149f2ca 0x00000000 0x00000000 1 0 -> 0xffffffff 0x00000800 +00394 utrunc.s 0x7149f2ca 0x00000000 0x00000000 4 0 -> 0xffffffff 0x00000800 +00395 utrunc.s 0x7149f2ca 0x00000000 0x00000000 15 0 -> 0xffffffff 0x00000800 +00396 round.s 0x7149f2ca 0x00000000 0x00000000 0 0 -> 0x7fffffff 0x00000800 +00397 round.s 0x7149f2ca 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00398 round.s 0x7149f2ca 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00399 round.s 0x7149f2ca 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00400 floor.s 0x7149f2ca 0x00000000 0x00000000 0 0 -> 0x7fffffff 0x00000800 +00401 floor.s 0x7149f2ca 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00402 floor.s 0x7149f2ca 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00403 floor.s 0x7149f2ca 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00404 ceil.s 0x7149f2ca 0x00000000 0x00000000 0 0 -> 0x7fffffff 0x00000800 +00405 ceil.s 0x7149f2ca 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00406 ceil.s 0x7149f2ca 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00407 ceil.s 0x7149f2ca 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00408 trunc.s 0xf149f2ca 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000800 +00409 trunc.s 0xf149f2ca 0x00000000 0x00000000 1 0 -> 0x80000000 0x00000800 +00410 trunc.s 0xf149f2ca 0x00000000 0x00000000 4 0 -> 0x80000000 0x00000800 +00411 trunc.s 0xf149f2ca 0x00000000 0x00000000 15 0 -> 0x80000000 0x00000800 +00412 utrunc.s 0xf149f2ca 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000800 +00413 utrunc.s 0xf149f2ca 0x00000000 0x00000000 1 0 -> 0x80000000 0x00000800 +00414 utrunc.s 0xf149f2ca 0x00000000 0x00000000 4 0 -> 0x80000000 0x00000800 +00415 utrunc.s 0xf149f2ca 0x00000000 0x00000000 15 0 -> 0x80000000 0x00000800 +00416 round.s 0xf149f2ca 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000800 +00417 round.s 0xf149f2ca 0x00000000 0x00000000 1 0 -> 0x80000000 0x00000800 +00418 round.s 0xf149f2ca 0x00000000 0x00000000 4 0 -> 0x80000000 0x00000800 +00419 round.s 0xf149f2ca 0x00000000 0x00000000 15 0 -> 0x80000000 0x00000800 +00420 floor.s 0xf149f2ca 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000800 +00421 floor.s 0xf149f2ca 0x00000000 0x00000000 1 0 -> 0x80000000 0x00000800 +00422 floor.s 0xf149f2ca 0x00000000 0x00000000 4 0 -> 0x80000000 0x00000800 +00423 floor.s 0xf149f2ca 0x00000000 0x00000000 15 0 -> 0x80000000 0x00000800 +00424 ceil.s 0xf149f2ca 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000800 +00425 ceil.s 0xf149f2ca 0x00000000 0x00000000 1 0 -> 0x80000000 0x00000800 +00426 ceil.s 0xf149f2ca 0x00000000 0x00000000 4 0 -> 0x80000000 0x00000800 +00427 ceil.s 0xf149f2ca 0x00000000 0x00000000 15 0 -> 0x80000000 0x00000800 +00428 trunc.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0x7fffffff 0x00000800 +00429 trunc.s 0x7f800000 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00430 trunc.s 0x7f800000 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00431 trunc.s 0x7f800000 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00432 utrunc.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0xffffffff 0x00000800 +00433 utrunc.s 0x7f800000 0x00000000 0x00000000 1 0 -> 0xffffffff 0x00000800 +00434 utrunc.s 0x7f800000 0x00000000 0x00000000 4 0 -> 0xffffffff 0x00000800 +00435 utrunc.s 0x7f800000 0x00000000 0x00000000 15 0 -> 0xffffffff 0x00000800 +00436 round.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0x7fffffff 0x00000800 +00437 round.s 0x7f800000 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00438 round.s 0x7f800000 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00439 round.s 0x7f800000 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00440 floor.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0x7fffffff 0x00000800 +00441 floor.s 0x7f800000 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00442 floor.s 0x7f800000 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00443 floor.s 0x7f800000 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00444 ceil.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0x7fffffff 0x00000800 +00445 ceil.s 0x7f800000 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00446 ceil.s 0x7f800000 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00447 ceil.s 0x7f800000 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00448 trunc.s 0xff800000 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000800 +00449 trunc.s 0xff800000 0x00000000 0x00000000 1 0 -> 0x80000000 0x00000800 +00450 trunc.s 0xff800000 0x00000000 0x00000000 4 0 -> 0x80000000 0x00000800 +00451 trunc.s 0xff800000 0x00000000 0x00000000 15 0 -> 0x80000000 0x00000800 +00452 utrunc.s 0xff800000 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000800 +00453 utrunc.s 0xff800000 0x00000000 0x00000000 1 0 -> 0x80000000 0x00000800 +00454 utrunc.s 0xff800000 0x00000000 0x00000000 4 0 -> 0x80000000 0x00000800 +00455 utrunc.s 0xff800000 0x00000000 0x00000000 15 0 -> 0x80000000 0x00000800 +00456 round.s 0xff800000 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000800 +00457 round.s 0xff800000 0x00000000 0x00000000 1 0 -> 0x80000000 0x00000800 +00458 round.s 0xff800000 0x00000000 0x00000000 4 0 -> 0x80000000 0x00000800 +00459 round.s 0xff800000 0x00000000 0x00000000 15 0 -> 0x80000000 0x00000800 +00460 floor.s 0xff800000 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000800 +00461 floor.s 0xff800000 0x00000000 0x00000000 1 0 -> 0x80000000 0x00000800 +00462 floor.s 0xff800000 0x00000000 0x00000000 4 0 -> 0x80000000 0x00000800 +00463 floor.s 0xff800000 0x00000000 0x00000000 15 0 -> 0x80000000 0x00000800 +00464 ceil.s 0xff800000 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000800 +00465 ceil.s 0xff800000 0x00000000 0x00000000 1 0 -> 0x80000000 0x00000800 +00466 ceil.s 0xff800000 0x00000000 0x00000000 4 0 -> 0x80000000 0x00000800 +00467 ceil.s 0xff800000 0x00000000 0x00000000 15 0 -> 0x80000000 0x00000800 +00468 trunc.s 0x7fc00000 0x00000000 0x00000000 0 0 -> 0x7fffffff 0x00000800 +00469 trunc.s 0x7fc00000 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00470 trunc.s 0x7fc00000 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00471 trunc.s 0x7fc00000 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00472 utrunc.s 0x7fc00000 0x00000000 0x00000000 0 0 -> 0xffffffff 0x00000800 +00473 utrunc.s 0x7fc00000 0x00000000 0x00000000 1 0 -> 0xffffffff 0x00000800 +00474 utrunc.s 0x7fc00000 0x00000000 0x00000000 4 0 -> 0xffffffff 0x00000800 +00475 utrunc.s 0x7fc00000 0x00000000 0x00000000 15 0 -> 0xffffffff 0x00000800 +00476 round.s 0x7fc00000 0x00000000 0x00000000 0 0 -> 0x7fffffff 0x00000800 +00477 round.s 0x7fc00000 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00478 round.s 0x7fc00000 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00479 round.s 0x7fc00000 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00480 floor.s 0x7fc00000 0x00000000 0x00000000 0 0 -> 0x7fffffff 0x00000800 +00481 floor.s 0x7fc00000 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00482 floor.s 0x7fc00000 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00483 floor.s 0x7fc00000 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00484 ceil.s 0x7fc00000 0x00000000 0x00000000 0 0 -> 0x7fffffff 0x00000800 +00485 ceil.s 0x7fc00000 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00486 ceil.s 0x7fc00000 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00487 ceil.s 0x7fc00000 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00488 trunc.s 0x00000001 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000080 +00489 trunc.s 0x00000001 0x00000000 0x00000000 1 0 -> 0x00000000 0x00000080 +00490 trunc.s 0x00000001 0x00000000 0x00000000 4 0 -> 0x00000000 0x00000080 +00491 trunc.s 0x00000001 0x00000000 0x00000000 15 0 -> 0x00000000 0x00000080 +00492 utrunc.s 0x00000001 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000080 +00493 utrunc.s 0x00000001 0x00000000 0x00000000 1 0 -> 0x00000000 0x00000080 +00494 utrunc.s 0x00000001 0x00000000 0x00000000 4 0 -> 0x00000000 0x00000080 +00495 utrunc.s 0x00000001 0x00000000 0x00000000 15 0 -> 0x00000000 0x00000080 +00496 round.s 0x00000001 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000080 +00497 round.s 0x00000001 0x00000000 0x00000000 1 0 -> 0x00000000 0x00000080 +00498 round.s 0x00000001 0x00000000 0x00000000 4 0 -> 0x00000000 0x00000080 +00499 round.s 0x00000001 0x00000000 0x00000000 15 0 -> 0x00000000 0x00000080 +00500 floor.s 0x00000001 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000080 +00501 floor.s 0x00000001 0x00000000 0x00000000 1 0 -> 0x00000000 0x00000080 +00502 floor.s 0x00000001 0x00000000 0x00000000 4 0 -> 0x00000000 0x00000080 +00503 floor.s 0x00000001 0x00000000 0x00000000 15 0 -> 0x00000000 0x00000080 +00504 ceil.s 0x00000001 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000080 +00505 ceil.s 0x00000001 0x00000000 0x00000000 1 0 -> 0x00000001 0x00000080 +00506 ceil.s 0x00000001 0x00000000 0x00000000 4 0 -> 0x00000001 0x00000080 +00507 ceil.s 0x00000001 0x00000000 0x00000000 15 0 -> 0x00000001 0x00000080 +00508 trunc.s 0x4f800000 0x00000000 0x00000000 0 0 -> 0x7fffffff 0x00000800 +00509 trunc.s 0x4f800000 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00510 trunc.s 0x4f800000 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00511 trunc.s 0x4f800000 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00512 utrunc.s 0x4f800000 0x00000000 0x00000000 0 0 -> 0xffffffff 0x00000800 +00513 utrunc.s 0x4f800000 0x00000000 0x00000000 1 0 -> 0xffffffff 0x00000800 +00514 utrunc.s 0x4f800000 0x00000000 0x00000000 4 0 -> 0xffffffff 0x00000800 +00515 utrunc.s 0x4f800000 0x00000000 0x00000000 15 0 -> 0xffffffff 0x00000800 +00516 round.s 0x4f800000 0x00000000 0x00000000 0 0 -> 0x7fffffff 0x00000800 +00517 round.s 0x4f800000 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00518 round.s 0x4f800000 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00519 round.s 0x4f800000 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00520 floor.s 0x4f800000 0x00000000 0x00000000 0 0 -> 0x7fffffff 0x00000800 +00521 floor.s 0x4f800000 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00522 floor.s 0x4f800000 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00523 floor.s 0x4f800000 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 +00524 ceil.s 0x4f800000 0x00000000 0x00000000 0 0 -> 0x7fffffff 0x00000800 +00525 ceil.s 0x4f800000 0x00000000 0x00000000 1 0 -> 0x7fffffff 0x00000800 +00526 ceil.s 0x4f800000 0x00000000 0x00000000 4 0 -> 0x7fffffff 0x00000800 +00527 ceil.s 0x4f800000 0x00000000 0x00000000 15 0 -> 0x7fffffff 0x00000800 diff --git a/lp-xt/lp-xt-emu/tests/fixtures/fp/denormal.txt b/lp-xt/lp-xt-emu/tests/fixtures/fp/denormal.txt index a9af7a1a4..caa7eb20f 100644 --- a/lp-xt/lp-xt-emu/tests/fixtures/fp/denormal.txt +++ b/lp-xt/lp-xt-emu/tests/fixtures/fp/denormal.txt @@ -3,373 +3,376 @@ # predicted: lp-xt-emu (host), BEFORE any hardware run — M6 P4, D2. # Never regenerate a row from device output: that inverts # the test into a tautology that passes forever. -# unknown: 332 of 350, by the policy field that closes them: -# 300 flush_input_denormals -# 32 flush_output_denormals +# unknown: 0 of 350, by the policy field that closes them: # -# --- silicon provenance (M6 P6 fills this in) --- -# board: NOT RUN -# chip-rev: NOT RUN -# flash: NOT RUN -# mac: NOT RUN -# port: NOT RUN -# firmware: NOT RUN -# toolchain: NOT RUN -# date: NOT RUN +# --- silicon provenance (M6 P6 campaign) --- +# board: XIAO-class ESP32-S3 devkit +# chip-rev: esp32s3 v0.2 +# flash: 16 MB (flashed with --flash-size 8mb) +# mac: d8:3b:da:47:29:70 +# port: /dev/cu.usbmodem1201 at capture time (renumbers; identify by MAC) +# firmware: 4e7a3da28728, feature test_xt_fp_conformance +# toolchain: espup esp toolchain esp-14.2.0_20240906 (xtensa-esp32s3-elf-gcc 14.2.0) +# capture: tests/fixtures/fp/captures/families.txt +# date: 2026-07-31 +# +# Promoting these goldens from silicon was correct HERE — the emulator's +# predictions were committed first and the capture was diffed against them, +# which is what made the comparison meaningful. It is NOT a licence to +# refresh a golden from device output anywhere downstream: that inverts a +# test into a tautology that passes forever. # # columns: index op a b c imm fcr -> result fsr # result: a bit pattern, TRAP:, or UNKNOWN: -# fsr: UNKNOWN everywhere — FSR accumulates (measured, M6 P1) and its -# bit layout is architectural (ISA RM Table 4-48; see cpu::FSR_*), -# but WHICH operation raises WHICH flag is still open. Note the RM -# says current implementations raise none, and this silicon does. -00000 add.s 0x00000001 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00001 sub.s 0x00000001 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00002 mul.s 0x00000001 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00003 add.s 0x00000001 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00004 sub.s 0x00000001 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00005 mul.s 0x00000001 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00006 add.s 0x00000001 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00007 sub.s 0x00000001 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00008 mul.s 0x00000001 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00009 add.s 0x00000001 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00010 sub.s 0x00000001 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00011 mul.s 0x00000001 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00012 add.s 0x00000001 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00013 sub.s 0x00000001 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00014 mul.s 0x00000001 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00015 add.s 0x80000001 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00016 sub.s 0x80000001 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00017 mul.s 0x80000001 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00018 add.s 0x80000001 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00019 sub.s 0x80000001 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00020 mul.s 0x80000001 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00021 add.s 0x80000001 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00022 sub.s 0x80000001 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00023 mul.s 0x80000001 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00024 add.s 0x80000001 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00025 sub.s 0x80000001 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00026 mul.s 0x80000001 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00027 add.s 0x80000001 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00028 sub.s 0x80000001 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00029 mul.s 0x80000001 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00030 add.s 0x00000002 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00031 sub.s 0x00000002 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00032 mul.s 0x00000002 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00033 add.s 0x00000002 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00034 sub.s 0x00000002 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00035 mul.s 0x00000002 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00036 add.s 0x00000002 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00037 sub.s 0x00000002 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00038 mul.s 0x00000002 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00039 add.s 0x00000002 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00040 sub.s 0x00000002 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00041 mul.s 0x00000002 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00042 add.s 0x00000002 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00043 sub.s 0x00000002 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00044 mul.s 0x00000002 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00045 add.s 0x80000002 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00046 sub.s 0x80000002 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00047 mul.s 0x80000002 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00048 add.s 0x80000002 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00049 sub.s 0x80000002 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00050 mul.s 0x80000002 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00051 add.s 0x80000002 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00052 sub.s 0x80000002 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00053 mul.s 0x80000002 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00054 add.s 0x80000002 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00055 sub.s 0x80000002 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00056 mul.s 0x80000002 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00057 add.s 0x80000002 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00058 sub.s 0x80000002 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00059 mul.s 0x80000002 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00060 add.s 0x003fffff 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00061 sub.s 0x003fffff 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00062 mul.s 0x003fffff 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00063 add.s 0x003fffff 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00064 sub.s 0x003fffff 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00065 mul.s 0x003fffff 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00066 add.s 0x003fffff 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00067 sub.s 0x003fffff 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00068 mul.s 0x003fffff 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00069 add.s 0x003fffff 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00070 sub.s 0x003fffff 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00071 mul.s 0x003fffff 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00072 add.s 0x003fffff 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00073 sub.s 0x003fffff 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00074 mul.s 0x003fffff 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00075 add.s 0x803fffff 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00076 sub.s 0x803fffff 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00077 mul.s 0x803fffff 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00078 add.s 0x803fffff 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00079 sub.s 0x803fffff 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00080 mul.s 0x803fffff 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00081 add.s 0x803fffff 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00082 sub.s 0x803fffff 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00083 mul.s 0x803fffff 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00084 add.s 0x803fffff 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00085 sub.s 0x803fffff 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00086 mul.s 0x803fffff 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00087 add.s 0x803fffff 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00088 sub.s 0x803fffff 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00089 mul.s 0x803fffff 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00090 add.s 0x00400000 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00091 sub.s 0x00400000 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00092 mul.s 0x00400000 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00093 add.s 0x00400000 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00094 sub.s 0x00400000 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00095 mul.s 0x00400000 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00096 add.s 0x00400000 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00097 sub.s 0x00400000 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00098 mul.s 0x00400000 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00099 add.s 0x00400000 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00100 sub.s 0x00400000 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00101 mul.s 0x00400000 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00102 add.s 0x00400000 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00103 sub.s 0x00400000 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00104 mul.s 0x00400000 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00105 add.s 0x80400000 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00106 sub.s 0x80400000 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00107 mul.s 0x80400000 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00108 add.s 0x80400000 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00109 sub.s 0x80400000 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00110 mul.s 0x80400000 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00111 add.s 0x80400000 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00112 sub.s 0x80400000 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00113 mul.s 0x80400000 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00114 add.s 0x80400000 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00115 sub.s 0x80400000 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00116 mul.s 0x80400000 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00117 add.s 0x80400000 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00118 sub.s 0x80400000 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00119 mul.s 0x80400000 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00120 add.s 0x007fffff 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00121 sub.s 0x007fffff 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00122 mul.s 0x007fffff 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00123 add.s 0x007fffff 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00124 sub.s 0x007fffff 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00125 mul.s 0x007fffff 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00126 add.s 0x007fffff 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00127 sub.s 0x007fffff 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00128 mul.s 0x007fffff 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00129 add.s 0x007fffff 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00130 sub.s 0x007fffff 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00131 mul.s 0x007fffff 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00132 add.s 0x007fffff 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00133 sub.s 0x007fffff 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00134 mul.s 0x007fffff 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00135 add.s 0x807fffff 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00136 sub.s 0x807fffff 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00137 mul.s 0x807fffff 0x00800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00138 add.s 0x807fffff 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00139 sub.s 0x807fffff 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00140 mul.s 0x807fffff 0x3f800000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00141 add.s 0x807fffff 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00142 sub.s 0x807fffff 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00143 mul.s 0x807fffff 0x00800001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00144 add.s 0x807fffff 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00145 sub.s 0x807fffff 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00146 mul.s 0x807fffff 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00147 add.s 0x807fffff 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00148 sub.s 0x807fffff 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00149 mul.s 0x807fffff 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00150 mul.s 0x00800000 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00151 mul.s 0x00800000 0x3e800000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00152 mul.s 0x00800000 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00153 mul.s 0x00800000 0x33800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00154 mul.s 0x00800000 0x0c800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00155 mul.s 0x80800000 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00156 mul.s 0x80800000 0x3e800000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00157 mul.s 0x80800000 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00158 mul.s 0x80800000 0x33800000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00159 mul.s 0x80800000 0x0c800000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00160 mul.s 0x00800001 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00161 mul.s 0x00800001 0x3e800000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00162 mul.s 0x00800001 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00163 mul.s 0x00800001 0x33800000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00164 mul.s 0x00800001 0x0c800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00165 mul.s 0x80800001 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00166 mul.s 0x80800001 0x3e800000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00167 mul.s 0x80800001 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00168 mul.s 0x80800001 0x33800000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00169 mul.s 0x80800001 0x0c800000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00170 mul.s 0x01000000 0x3f000000 0x00000000 0 0 -> 0x00800000 UNKNOWN:fsr_flag_bits -00171 mul.s 0x01000000 0x3e800000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00172 mul.s 0x01000000 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00173 mul.s 0x01000000 0x33800000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00174 mul.s 0x01000000 0x0c800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00175 mul.s 0x81000000 0x3f000000 0x00000000 0 0 -> 0x80800000 UNKNOWN:fsr_flag_bits -00176 mul.s 0x81000000 0x3e800000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00177 mul.s 0x81000000 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00178 mul.s 0x81000000 0x33800000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00179 mul.s 0x81000000 0x0c800000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00180 mul.s 0x008fffff 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00181 mul.s 0x008fffff 0x3e800000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00182 mul.s 0x008fffff 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00183 mul.s 0x008fffff 0x33800000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00184 mul.s 0x008fffff 0x0c800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00185 mul.s 0x808fffff 0x3f000000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00186 mul.s 0x808fffff 0x3e800000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00187 mul.s 0x808fffff 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00188 mul.s 0x808fffff 0x33800000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00189 mul.s 0x808fffff 0x0c800000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00190 mul.s 0x02000000 0x3f000000 0x00000000 0 0 -> 0x01800000 UNKNOWN:fsr_flag_bits -00191 mul.s 0x02000000 0x3e800000 0x00000000 0 0 -> 0x01000000 UNKNOWN:fsr_flag_bits -00192 mul.s 0x02000000 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00193 mul.s 0x02000000 0x33800000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00194 mul.s 0x02000000 0x0c800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00195 mul.s 0x82000000 0x3f000000 0x00000000 0 0 -> 0x81800000 UNKNOWN:fsr_flag_bits -00196 mul.s 0x82000000 0x3e800000 0x00000000 0 0 -> 0x81000000 UNKNOWN:fsr_flag_bits -00197 mul.s 0x82000000 0x34000000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00198 mul.s 0x82000000 0x33800000 0x00000000 0 0 -> UNKNOWN:flush_output_denormals UNKNOWN:fsr_flag_bits -00199 mul.s 0x82000000 0x0c800000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00200 add.s 0x00000001 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00201 sub.s 0x00000001 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00202 mul.s 0x00000001 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00203 add.s 0x00000001 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00204 sub.s 0x00000001 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00205 mul.s 0x00000001 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00206 add.s 0x00000001 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00207 sub.s 0x00000001 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00208 mul.s 0x00000001 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00209 add.s 0x00000001 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00210 sub.s 0x00000001 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00211 mul.s 0x00000001 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00212 add.s 0x00000001 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00213 sub.s 0x00000001 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00214 mul.s 0x00000001 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00215 add.s 0x80000001 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00216 sub.s 0x80000001 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00217 mul.s 0x80000001 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00218 add.s 0x80000001 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00219 sub.s 0x80000001 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00220 mul.s 0x80000001 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00221 add.s 0x80000001 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00222 sub.s 0x80000001 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00223 mul.s 0x80000001 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00224 add.s 0x80000001 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00225 sub.s 0x80000001 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00226 mul.s 0x80000001 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00227 add.s 0x80000001 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00228 sub.s 0x80000001 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00229 mul.s 0x80000001 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00230 add.s 0x00000002 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00231 sub.s 0x00000002 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00232 mul.s 0x00000002 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00233 add.s 0x00000002 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00234 sub.s 0x00000002 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00235 mul.s 0x00000002 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00236 add.s 0x00000002 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00237 sub.s 0x00000002 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00238 mul.s 0x00000002 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00239 add.s 0x00000002 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00240 sub.s 0x00000002 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00241 mul.s 0x00000002 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00242 add.s 0x00000002 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00243 sub.s 0x00000002 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00244 mul.s 0x00000002 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00245 add.s 0x80000002 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00246 sub.s 0x80000002 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00247 mul.s 0x80000002 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00248 add.s 0x80000002 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00249 sub.s 0x80000002 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00250 mul.s 0x80000002 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00251 add.s 0x80000002 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00252 sub.s 0x80000002 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00253 mul.s 0x80000002 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00254 add.s 0x80000002 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00255 sub.s 0x80000002 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00256 mul.s 0x80000002 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00257 add.s 0x80000002 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00258 sub.s 0x80000002 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00259 mul.s 0x80000002 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00260 add.s 0x003fffff 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00261 sub.s 0x003fffff 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00262 mul.s 0x003fffff 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00263 add.s 0x003fffff 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00264 sub.s 0x003fffff 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00265 mul.s 0x003fffff 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00266 add.s 0x003fffff 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00267 sub.s 0x003fffff 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00268 mul.s 0x003fffff 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00269 add.s 0x003fffff 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00270 sub.s 0x003fffff 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00271 mul.s 0x003fffff 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00272 add.s 0x003fffff 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00273 sub.s 0x003fffff 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00274 mul.s 0x003fffff 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00275 add.s 0x803fffff 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00276 sub.s 0x803fffff 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00277 mul.s 0x803fffff 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00278 add.s 0x803fffff 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00279 sub.s 0x803fffff 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00280 mul.s 0x803fffff 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00281 add.s 0x803fffff 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00282 sub.s 0x803fffff 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00283 mul.s 0x803fffff 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00284 add.s 0x803fffff 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00285 sub.s 0x803fffff 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00286 mul.s 0x803fffff 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00287 add.s 0x803fffff 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00288 sub.s 0x803fffff 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00289 mul.s 0x803fffff 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00290 add.s 0x00400000 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00291 sub.s 0x00400000 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00292 mul.s 0x00400000 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00293 add.s 0x00400000 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00294 sub.s 0x00400000 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00295 mul.s 0x00400000 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00296 add.s 0x00400000 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00297 sub.s 0x00400000 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00298 mul.s 0x00400000 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00299 add.s 0x00400000 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00300 sub.s 0x00400000 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00301 mul.s 0x00400000 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00302 add.s 0x00400000 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00303 sub.s 0x00400000 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00304 mul.s 0x00400000 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00305 add.s 0x80400000 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00306 sub.s 0x80400000 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00307 mul.s 0x80400000 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00308 add.s 0x80400000 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00309 sub.s 0x80400000 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00310 mul.s 0x80400000 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00311 add.s 0x80400000 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00312 sub.s 0x80400000 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00313 mul.s 0x80400000 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00314 add.s 0x80400000 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00315 sub.s 0x80400000 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00316 mul.s 0x80400000 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00317 add.s 0x80400000 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00318 sub.s 0x80400000 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00319 mul.s 0x80400000 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00320 add.s 0x007fffff 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00321 sub.s 0x007fffff 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00322 mul.s 0x007fffff 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00323 add.s 0x007fffff 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00324 sub.s 0x007fffff 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00325 mul.s 0x007fffff 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00326 add.s 0x007fffff 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00327 sub.s 0x007fffff 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00328 mul.s 0x007fffff 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00329 add.s 0x007fffff 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00330 sub.s 0x007fffff 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00331 mul.s 0x007fffff 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00332 add.s 0x007fffff 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00333 sub.s 0x007fffff 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00334 mul.s 0x007fffff 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00335 add.s 0x807fffff 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00336 sub.s 0x807fffff 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00337 mul.s 0x807fffff 0x00000001 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00338 add.s 0x807fffff 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00339 sub.s 0x807fffff 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00340 mul.s 0x807fffff 0x00000002 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00341 add.s 0x807fffff 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00342 sub.s 0x807fffff 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00343 mul.s 0x807fffff 0x003fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00344 add.s 0x807fffff 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00345 sub.s 0x807fffff 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00346 mul.s 0x807fffff 0x00400000 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00347 add.s 0x807fffff 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00348 sub.s 0x807fffff 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits -00349 mul.s 0x807fffff 0x007fffff 0x00000000 0 0 -> UNKNOWN:flush_input_denormals UNKNOWN:fsr_flag_bits +# fsr: the predicted FSR after the vector, cleared before it — a +# first-class prediction since P6 measured the flag semantics. +00000 add.s 0x00000001 0x00800000 0x00000000 0 0 -> 0x00800001 0x00000000 +00001 sub.s 0x00000001 0x00800000 0x00000000 0 0 -> 0x807fffff 0x00000000 +00002 mul.s 0x00000001 0x00800000 0x00000000 0 0 -> 0x00000000 0x00000180 +00003 add.s 0x00000001 0x3f800000 0x00000000 0 0 -> 0x3f800000 0x00000080 +00004 sub.s 0x00000001 0x3f800000 0x00000000 0 0 -> 0xbf800000 0x00000080 +00005 mul.s 0x00000001 0x3f800000 0x00000000 0 0 -> 0x00000001 0x00000000 +00006 add.s 0x00000001 0x00800001 0x00000000 0 0 -> 0x00800002 0x00000000 +00007 sub.s 0x00000001 0x00800001 0x00000000 0 0 -> 0x80800000 0x00000000 +00008 mul.s 0x00000001 0x00800001 0x00000000 0 0 -> 0x00000000 0x00000180 +00009 add.s 0x00000001 0x34000000 0x00000000 0 0 -> 0x34000000 0x00000080 +00010 sub.s 0x00000001 0x34000000 0x00000000 0 0 -> 0xb4000000 0x00000080 +00011 mul.s 0x00000001 0x34000000 0x00000000 0 0 -> 0x00000000 0x00000180 +00012 add.s 0x00000001 0x3f000000 0x00000000 0 0 -> 0x3f000000 0x00000080 +00013 sub.s 0x00000001 0x3f000000 0x00000000 0 0 -> 0xbf000000 0x00000080 +00014 mul.s 0x00000001 0x3f000000 0x00000000 0 0 -> 0x00000000 0x00000180 +00015 add.s 0x80000001 0x00800000 0x00000000 0 0 -> 0x007fffff 0x00000000 +00016 sub.s 0x80000001 0x00800000 0x00000000 0 0 -> 0x80800001 0x00000000 +00017 mul.s 0x80000001 0x00800000 0x00000000 0 0 -> 0x80000000 0x00000180 +00018 add.s 0x80000001 0x3f800000 0x00000000 0 0 -> 0x3f800000 0x00000080 +00019 sub.s 0x80000001 0x3f800000 0x00000000 0 0 -> 0xbf800000 0x00000080 +00020 mul.s 0x80000001 0x3f800000 0x00000000 0 0 -> 0x80000001 0x00000000 +00021 add.s 0x80000001 0x00800001 0x00000000 0 0 -> 0x00800000 0x00000000 +00022 sub.s 0x80000001 0x00800001 0x00000000 0 0 -> 0x80800002 0x00000000 +00023 mul.s 0x80000001 0x00800001 0x00000000 0 0 -> 0x80000000 0x00000180 +00024 add.s 0x80000001 0x34000000 0x00000000 0 0 -> 0x34000000 0x00000080 +00025 sub.s 0x80000001 0x34000000 0x00000000 0 0 -> 0xb4000000 0x00000080 +00026 mul.s 0x80000001 0x34000000 0x00000000 0 0 -> 0x80000000 0x00000180 +00027 add.s 0x80000001 0x3f000000 0x00000000 0 0 -> 0x3f000000 0x00000080 +00028 sub.s 0x80000001 0x3f000000 0x00000000 0 0 -> 0xbf000000 0x00000080 +00029 mul.s 0x80000001 0x3f000000 0x00000000 0 0 -> 0x80000000 0x00000180 +00030 add.s 0x00000002 0x00800000 0x00000000 0 0 -> 0x00800002 0x00000000 +00031 sub.s 0x00000002 0x00800000 0x00000000 0 0 -> 0x807ffffe 0x00000000 +00032 mul.s 0x00000002 0x00800000 0x00000000 0 0 -> 0x00000000 0x00000180 +00033 add.s 0x00000002 0x3f800000 0x00000000 0 0 -> 0x3f800000 0x00000080 +00034 sub.s 0x00000002 0x3f800000 0x00000000 0 0 -> 0xbf800000 0x00000080 +00035 mul.s 0x00000002 0x3f800000 0x00000000 0 0 -> 0x00000002 0x00000000 +00036 add.s 0x00000002 0x00800001 0x00000000 0 0 -> 0x00800003 0x00000000 +00037 sub.s 0x00000002 0x00800001 0x00000000 0 0 -> 0x807fffff 0x00000000 +00038 mul.s 0x00000002 0x00800001 0x00000000 0 0 -> 0x00000000 0x00000180 +00039 add.s 0x00000002 0x34000000 0x00000000 0 0 -> 0x34000000 0x00000080 +00040 sub.s 0x00000002 0x34000000 0x00000000 0 0 -> 0xb4000000 0x00000080 +00041 mul.s 0x00000002 0x34000000 0x00000000 0 0 -> 0x00000000 0x00000180 +00042 add.s 0x00000002 0x3f000000 0x00000000 0 0 -> 0x3f000000 0x00000080 +00043 sub.s 0x00000002 0x3f000000 0x00000000 0 0 -> 0xbf000000 0x00000080 +00044 mul.s 0x00000002 0x3f000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00045 add.s 0x80000002 0x00800000 0x00000000 0 0 -> 0x007ffffe 0x00000000 +00046 sub.s 0x80000002 0x00800000 0x00000000 0 0 -> 0x80800002 0x00000000 +00047 mul.s 0x80000002 0x00800000 0x00000000 0 0 -> 0x80000000 0x00000180 +00048 add.s 0x80000002 0x3f800000 0x00000000 0 0 -> 0x3f800000 0x00000080 +00049 sub.s 0x80000002 0x3f800000 0x00000000 0 0 -> 0xbf800000 0x00000080 +00050 mul.s 0x80000002 0x3f800000 0x00000000 0 0 -> 0x80000002 0x00000000 +00051 add.s 0x80000002 0x00800001 0x00000000 0 0 -> 0x007fffff 0x00000000 +00052 sub.s 0x80000002 0x00800001 0x00000000 0 0 -> 0x80800003 0x00000000 +00053 mul.s 0x80000002 0x00800001 0x00000000 0 0 -> 0x80000000 0x00000180 +00054 add.s 0x80000002 0x34000000 0x00000000 0 0 -> 0x34000000 0x00000080 +00055 sub.s 0x80000002 0x34000000 0x00000000 0 0 -> 0xb4000000 0x00000080 +00056 mul.s 0x80000002 0x34000000 0x00000000 0 0 -> 0x80000000 0x00000180 +00057 add.s 0x80000002 0x3f000000 0x00000000 0 0 -> 0x3f000000 0x00000080 +00058 sub.s 0x80000002 0x3f000000 0x00000000 0 0 -> 0xbf000000 0x00000080 +00059 mul.s 0x80000002 0x3f000000 0x00000000 0 0 -> 0x80000001 0x00000000 +00060 add.s 0x003fffff 0x00800000 0x00000000 0 0 -> 0x00bfffff 0x00000000 +00061 sub.s 0x003fffff 0x00800000 0x00000000 0 0 -> 0x80400001 0x00000000 +00062 mul.s 0x003fffff 0x00800000 0x00000000 0 0 -> 0x00000000 0x00000180 +00063 add.s 0x003fffff 0x3f800000 0x00000000 0 0 -> 0x3f800000 0x00000080 +00064 sub.s 0x003fffff 0x3f800000 0x00000000 0 0 -> 0xbf800000 0x00000080 +00065 mul.s 0x003fffff 0x3f800000 0x00000000 0 0 -> 0x003fffff 0x00000000 +00066 add.s 0x003fffff 0x00800001 0x00000000 0 0 -> 0x00c00000 0x00000000 +00067 sub.s 0x003fffff 0x00800001 0x00000000 0 0 -> 0x80400002 0x00000000 +00068 mul.s 0x003fffff 0x00800001 0x00000000 0 0 -> 0x00000000 0x00000180 +00069 add.s 0x003fffff 0x34000000 0x00000000 0 0 -> 0x34000000 0x00000080 +00070 sub.s 0x003fffff 0x34000000 0x00000000 0 0 -> 0xb4000000 0x00000080 +00071 mul.s 0x003fffff 0x34000000 0x00000000 0 0 -> 0x00000000 0x00000180 +00072 add.s 0x003fffff 0x3f000000 0x00000000 0 0 -> 0x3f000000 0x00000080 +00073 sub.s 0x003fffff 0x3f000000 0x00000000 0 0 -> 0xbf000000 0x00000080 +00074 mul.s 0x003fffff 0x3f000000 0x00000000 0 0 -> 0x00200000 0x00000180 +00075 add.s 0x803fffff 0x00800000 0x00000000 0 0 -> 0x00400001 0x00000000 +00076 sub.s 0x803fffff 0x00800000 0x00000000 0 0 -> 0x80bfffff 0x00000000 +00077 mul.s 0x803fffff 0x00800000 0x00000000 0 0 -> 0x80000000 0x00000180 +00078 add.s 0x803fffff 0x3f800000 0x00000000 0 0 -> 0x3f800000 0x00000080 +00079 sub.s 0x803fffff 0x3f800000 0x00000000 0 0 -> 0xbf800000 0x00000080 +00080 mul.s 0x803fffff 0x3f800000 0x00000000 0 0 -> 0x803fffff 0x00000000 +00081 add.s 0x803fffff 0x00800001 0x00000000 0 0 -> 0x00400002 0x00000000 +00082 sub.s 0x803fffff 0x00800001 0x00000000 0 0 -> 0x80c00000 0x00000000 +00083 mul.s 0x803fffff 0x00800001 0x00000000 0 0 -> 0x80000000 0x00000180 +00084 add.s 0x803fffff 0x34000000 0x00000000 0 0 -> 0x34000000 0x00000080 +00085 sub.s 0x803fffff 0x34000000 0x00000000 0 0 -> 0xb4000000 0x00000080 +00086 mul.s 0x803fffff 0x34000000 0x00000000 0 0 -> 0x80000000 0x00000180 +00087 add.s 0x803fffff 0x3f000000 0x00000000 0 0 -> 0x3f000000 0x00000080 +00088 sub.s 0x803fffff 0x3f000000 0x00000000 0 0 -> 0xbf000000 0x00000080 +00089 mul.s 0x803fffff 0x3f000000 0x00000000 0 0 -> 0x80200000 0x00000180 +00090 add.s 0x00400000 0x00800000 0x00000000 0 0 -> 0x00c00000 0x00000000 +00091 sub.s 0x00400000 0x00800000 0x00000000 0 0 -> 0x80400000 0x00000000 +00092 mul.s 0x00400000 0x00800000 0x00000000 0 0 -> 0x00000000 0x00000180 +00093 add.s 0x00400000 0x3f800000 0x00000000 0 0 -> 0x3f800000 0x00000080 +00094 sub.s 0x00400000 0x3f800000 0x00000000 0 0 -> 0xbf800000 0x00000080 +00095 mul.s 0x00400000 0x3f800000 0x00000000 0 0 -> 0x00400000 0x00000000 +00096 add.s 0x00400000 0x00800001 0x00000000 0 0 -> 0x00c00001 0x00000000 +00097 sub.s 0x00400000 0x00800001 0x00000000 0 0 -> 0x80400001 0x00000000 +00098 mul.s 0x00400000 0x00800001 0x00000000 0 0 -> 0x00000000 0x00000180 +00099 add.s 0x00400000 0x34000000 0x00000000 0 0 -> 0x34000000 0x00000080 +00100 sub.s 0x00400000 0x34000000 0x00000000 0 0 -> 0xb4000000 0x00000080 +00101 mul.s 0x00400000 0x34000000 0x00000000 0 0 -> 0x00000000 0x00000180 +00102 add.s 0x00400000 0x3f000000 0x00000000 0 0 -> 0x3f000000 0x00000080 +00103 sub.s 0x00400000 0x3f000000 0x00000000 0 0 -> 0xbf000000 0x00000080 +00104 mul.s 0x00400000 0x3f000000 0x00000000 0 0 -> 0x00200000 0x00000000 +00105 add.s 0x80400000 0x00800000 0x00000000 0 0 -> 0x00400000 0x00000000 +00106 sub.s 0x80400000 0x00800000 0x00000000 0 0 -> 0x80c00000 0x00000000 +00107 mul.s 0x80400000 0x00800000 0x00000000 0 0 -> 0x80000000 0x00000180 +00108 add.s 0x80400000 0x3f800000 0x00000000 0 0 -> 0x3f800000 0x00000080 +00109 sub.s 0x80400000 0x3f800000 0x00000000 0 0 -> 0xbf800000 0x00000080 +00110 mul.s 0x80400000 0x3f800000 0x00000000 0 0 -> 0x80400000 0x00000000 +00111 add.s 0x80400000 0x00800001 0x00000000 0 0 -> 0x00400001 0x00000000 +00112 sub.s 0x80400000 0x00800001 0x00000000 0 0 -> 0x80c00001 0x00000000 +00113 mul.s 0x80400000 0x00800001 0x00000000 0 0 -> 0x80000000 0x00000180 +00114 add.s 0x80400000 0x34000000 0x00000000 0 0 -> 0x34000000 0x00000080 +00115 sub.s 0x80400000 0x34000000 0x00000000 0 0 -> 0xb4000000 0x00000080 +00116 mul.s 0x80400000 0x34000000 0x00000000 0 0 -> 0x80000000 0x00000180 +00117 add.s 0x80400000 0x3f000000 0x00000000 0 0 -> 0x3f000000 0x00000080 +00118 sub.s 0x80400000 0x3f000000 0x00000000 0 0 -> 0xbf000000 0x00000080 +00119 mul.s 0x80400000 0x3f000000 0x00000000 0 0 -> 0x80200000 0x00000000 +00120 add.s 0x007fffff 0x00800000 0x00000000 0 0 -> 0x00ffffff 0x00000000 +00121 sub.s 0x007fffff 0x00800000 0x00000000 0 0 -> 0x80000001 0x00000000 +00122 mul.s 0x007fffff 0x00800000 0x00000000 0 0 -> 0x00000000 0x00000180 +00123 add.s 0x007fffff 0x3f800000 0x00000000 0 0 -> 0x3f800000 0x00000080 +00124 sub.s 0x007fffff 0x3f800000 0x00000000 0 0 -> 0xbf800000 0x00000080 +00125 mul.s 0x007fffff 0x3f800000 0x00000000 0 0 -> 0x007fffff 0x00000000 +00126 add.s 0x007fffff 0x00800001 0x00000000 0 0 -> 0x01000000 0x00000000 +00127 sub.s 0x007fffff 0x00800001 0x00000000 0 0 -> 0x80000002 0x00000000 +00128 mul.s 0x007fffff 0x00800001 0x00000000 0 0 -> 0x00000000 0x00000180 +00129 add.s 0x007fffff 0x34000000 0x00000000 0 0 -> 0x34000000 0x00000080 +00130 sub.s 0x007fffff 0x34000000 0x00000000 0 0 -> 0xb4000000 0x00000080 +00131 mul.s 0x007fffff 0x34000000 0x00000000 0 0 -> 0x00000001 0x00000180 +00132 add.s 0x007fffff 0x3f000000 0x00000000 0 0 -> 0x3f000000 0x00000080 +00133 sub.s 0x007fffff 0x3f000000 0x00000000 0 0 -> 0xbf000000 0x00000080 +00134 mul.s 0x007fffff 0x3f000000 0x00000000 0 0 -> 0x00400000 0x00000180 +00135 add.s 0x807fffff 0x00800000 0x00000000 0 0 -> 0x00000001 0x00000000 +00136 sub.s 0x807fffff 0x00800000 0x00000000 0 0 -> 0x80ffffff 0x00000000 +00137 mul.s 0x807fffff 0x00800000 0x00000000 0 0 -> 0x80000000 0x00000180 +00138 add.s 0x807fffff 0x3f800000 0x00000000 0 0 -> 0x3f800000 0x00000080 +00139 sub.s 0x807fffff 0x3f800000 0x00000000 0 0 -> 0xbf800000 0x00000080 +00140 mul.s 0x807fffff 0x3f800000 0x00000000 0 0 -> 0x807fffff 0x00000000 +00141 add.s 0x807fffff 0x00800001 0x00000000 0 0 -> 0x00000002 0x00000000 +00142 sub.s 0x807fffff 0x00800001 0x00000000 0 0 -> 0x81000000 0x00000000 +00143 mul.s 0x807fffff 0x00800001 0x00000000 0 0 -> 0x80000000 0x00000180 +00144 add.s 0x807fffff 0x34000000 0x00000000 0 0 -> 0x34000000 0x00000080 +00145 sub.s 0x807fffff 0x34000000 0x00000000 0 0 -> 0xb4000000 0x00000080 +00146 mul.s 0x807fffff 0x34000000 0x00000000 0 0 -> 0x80000001 0x00000180 +00147 add.s 0x807fffff 0x3f000000 0x00000000 0 0 -> 0x3f000000 0x00000080 +00148 sub.s 0x807fffff 0x3f000000 0x00000000 0 0 -> 0xbf000000 0x00000080 +00149 mul.s 0x807fffff 0x3f000000 0x00000000 0 0 -> 0x80400000 0x00000180 +00150 mul.s 0x00800000 0x3f000000 0x00000000 0 0 -> 0x00400000 0x00000000 +00151 mul.s 0x00800000 0x3e800000 0x00000000 0 0 -> 0x00200000 0x00000000 +00152 mul.s 0x00800000 0x34000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00153 mul.s 0x00800000 0x33800000 0x00000000 0 0 -> 0x00000000 0x00000180 +00154 mul.s 0x00800000 0x0c800000 0x00000000 0 0 -> 0x00000000 0x00000180 +00155 mul.s 0x80800000 0x3f000000 0x00000000 0 0 -> 0x80400000 0x00000000 +00156 mul.s 0x80800000 0x3e800000 0x00000000 0 0 -> 0x80200000 0x00000000 +00157 mul.s 0x80800000 0x34000000 0x00000000 0 0 -> 0x80000001 0x00000000 +00158 mul.s 0x80800000 0x33800000 0x00000000 0 0 -> 0x80000000 0x00000180 +00159 mul.s 0x80800000 0x0c800000 0x00000000 0 0 -> 0x80000000 0x00000180 +00160 mul.s 0x00800001 0x3f000000 0x00000000 0 0 -> 0x00400000 0x00000180 +00161 mul.s 0x00800001 0x3e800000 0x00000000 0 0 -> 0x00200000 0x00000180 +00162 mul.s 0x00800001 0x34000000 0x00000000 0 0 -> 0x00000001 0x00000180 +00163 mul.s 0x00800001 0x33800000 0x00000000 0 0 -> 0x00000001 0x00000180 +00164 mul.s 0x00800001 0x0c800000 0x00000000 0 0 -> 0x00000000 0x00000180 +00165 mul.s 0x80800001 0x3f000000 0x00000000 0 0 -> 0x80400000 0x00000180 +00166 mul.s 0x80800001 0x3e800000 0x00000000 0 0 -> 0x80200000 0x00000180 +00167 mul.s 0x80800001 0x34000000 0x00000000 0 0 -> 0x80000001 0x00000180 +00168 mul.s 0x80800001 0x33800000 0x00000000 0 0 -> 0x80000001 0x00000180 +00169 mul.s 0x80800001 0x0c800000 0x00000000 0 0 -> 0x80000000 0x00000180 +00170 mul.s 0x01000000 0x3f000000 0x00000000 0 0 -> 0x00800000 0x00000000 +00171 mul.s 0x01000000 0x3e800000 0x00000000 0 0 -> 0x00400000 0x00000000 +00172 mul.s 0x01000000 0x34000000 0x00000000 0 0 -> 0x00000002 0x00000000 +00173 mul.s 0x01000000 0x33800000 0x00000000 0 0 -> 0x00000001 0x00000000 +00174 mul.s 0x01000000 0x0c800000 0x00000000 0 0 -> 0x00000000 0x00000180 +00175 mul.s 0x81000000 0x3f000000 0x00000000 0 0 -> 0x80800000 0x00000000 +00176 mul.s 0x81000000 0x3e800000 0x00000000 0 0 -> 0x80400000 0x00000000 +00177 mul.s 0x81000000 0x34000000 0x00000000 0 0 -> 0x80000002 0x00000000 +00178 mul.s 0x81000000 0x33800000 0x00000000 0 0 -> 0x80000001 0x00000000 +00179 mul.s 0x81000000 0x0c800000 0x00000000 0 0 -> 0x80000000 0x00000180 +00180 mul.s 0x008fffff 0x3f000000 0x00000000 0 0 -> 0x00480000 0x00000180 +00181 mul.s 0x008fffff 0x3e800000 0x00000000 0 0 -> 0x00240000 0x00000180 +00182 mul.s 0x008fffff 0x34000000 0x00000000 0 0 -> 0x00000001 0x00000180 +00183 mul.s 0x008fffff 0x33800000 0x00000000 0 0 -> 0x00000001 0x00000180 +00184 mul.s 0x008fffff 0x0c800000 0x00000000 0 0 -> 0x00000000 0x00000180 +00185 mul.s 0x808fffff 0x3f000000 0x00000000 0 0 -> 0x80480000 0x00000180 +00186 mul.s 0x808fffff 0x3e800000 0x00000000 0 0 -> 0x80240000 0x00000180 +00187 mul.s 0x808fffff 0x34000000 0x00000000 0 0 -> 0x80000001 0x00000180 +00188 mul.s 0x808fffff 0x33800000 0x00000000 0 0 -> 0x80000001 0x00000180 +00189 mul.s 0x808fffff 0x0c800000 0x00000000 0 0 -> 0x80000000 0x00000180 +00190 mul.s 0x02000000 0x3f000000 0x00000000 0 0 -> 0x01800000 0x00000000 +00191 mul.s 0x02000000 0x3e800000 0x00000000 0 0 -> 0x01000000 0x00000000 +00192 mul.s 0x02000000 0x34000000 0x00000000 0 0 -> 0x00000008 0x00000000 +00193 mul.s 0x02000000 0x33800000 0x00000000 0 0 -> 0x00000004 0x00000000 +00194 mul.s 0x02000000 0x0c800000 0x00000000 0 0 -> 0x00000000 0x00000180 +00195 mul.s 0x82000000 0x3f000000 0x00000000 0 0 -> 0x81800000 0x00000000 +00196 mul.s 0x82000000 0x3e800000 0x00000000 0 0 -> 0x81000000 0x00000000 +00197 mul.s 0x82000000 0x34000000 0x00000000 0 0 -> 0x80000008 0x00000000 +00198 mul.s 0x82000000 0x33800000 0x00000000 0 0 -> 0x80000004 0x00000000 +00199 mul.s 0x82000000 0x0c800000 0x00000000 0 0 -> 0x80000000 0x00000180 +00200 add.s 0x00000001 0x00000001 0x00000000 0 0 -> 0x00000002 0x00000000 +00201 sub.s 0x00000001 0x00000001 0x00000000 0 0 -> 0x00000000 0x00000000 +00202 mul.s 0x00000001 0x00000001 0x00000000 0 0 -> 0x00000000 0x00000180 +00203 add.s 0x00000001 0x00000002 0x00000000 0 0 -> 0x00000003 0x00000000 +00204 sub.s 0x00000001 0x00000002 0x00000000 0 0 -> 0x80000001 0x00000000 +00205 mul.s 0x00000001 0x00000002 0x00000000 0 0 -> 0x00000000 0x00000180 +00206 add.s 0x00000001 0x003fffff 0x00000000 0 0 -> 0x00400000 0x00000000 +00207 sub.s 0x00000001 0x003fffff 0x00000000 0 0 -> 0x803ffffe 0x00000000 +00208 mul.s 0x00000001 0x003fffff 0x00000000 0 0 -> 0x00000000 0x00000180 +00209 add.s 0x00000001 0x00400000 0x00000000 0 0 -> 0x00400001 0x00000000 +00210 sub.s 0x00000001 0x00400000 0x00000000 0 0 -> 0x803fffff 0x00000000 +00211 mul.s 0x00000001 0x00400000 0x00000000 0 0 -> 0x00000000 0x00000180 +00212 add.s 0x00000001 0x007fffff 0x00000000 0 0 -> 0x00800000 0x00000000 +00213 sub.s 0x00000001 0x007fffff 0x00000000 0 0 -> 0x807ffffe 0x00000000 +00214 mul.s 0x00000001 0x007fffff 0x00000000 0 0 -> 0x00000000 0x00000180 +00215 add.s 0x80000001 0x00000001 0x00000000 0 0 -> 0x00000000 0x00000000 +00216 sub.s 0x80000001 0x00000001 0x00000000 0 0 -> 0x80000002 0x00000000 +00217 mul.s 0x80000001 0x00000001 0x00000000 0 0 -> 0x80000000 0x00000180 +00218 add.s 0x80000001 0x00000002 0x00000000 0 0 -> 0x00000001 0x00000000 +00219 sub.s 0x80000001 0x00000002 0x00000000 0 0 -> 0x80000003 0x00000000 +00220 mul.s 0x80000001 0x00000002 0x00000000 0 0 -> 0x80000000 0x00000180 +00221 add.s 0x80000001 0x003fffff 0x00000000 0 0 -> 0x003ffffe 0x00000000 +00222 sub.s 0x80000001 0x003fffff 0x00000000 0 0 -> 0x80400000 0x00000000 +00223 mul.s 0x80000001 0x003fffff 0x00000000 0 0 -> 0x80000000 0x00000180 +00224 add.s 0x80000001 0x00400000 0x00000000 0 0 -> 0x003fffff 0x00000000 +00225 sub.s 0x80000001 0x00400000 0x00000000 0 0 -> 0x80400001 0x00000000 +00226 mul.s 0x80000001 0x00400000 0x00000000 0 0 -> 0x80000000 0x00000180 +00227 add.s 0x80000001 0x007fffff 0x00000000 0 0 -> 0x007ffffe 0x00000000 +00228 sub.s 0x80000001 0x007fffff 0x00000000 0 0 -> 0x80800000 0x00000000 +00229 mul.s 0x80000001 0x007fffff 0x00000000 0 0 -> 0x80000000 0x00000180 +00230 add.s 0x00000002 0x00000001 0x00000000 0 0 -> 0x00000003 0x00000000 +00231 sub.s 0x00000002 0x00000001 0x00000000 0 0 -> 0x00000001 0x00000000 +00232 mul.s 0x00000002 0x00000001 0x00000000 0 0 -> 0x00000000 0x00000180 +00233 add.s 0x00000002 0x00000002 0x00000000 0 0 -> 0x00000004 0x00000000 +00234 sub.s 0x00000002 0x00000002 0x00000000 0 0 -> 0x00000000 0x00000000 +00235 mul.s 0x00000002 0x00000002 0x00000000 0 0 -> 0x00000000 0x00000180 +00236 add.s 0x00000002 0x003fffff 0x00000000 0 0 -> 0x00400001 0x00000000 +00237 sub.s 0x00000002 0x003fffff 0x00000000 0 0 -> 0x803ffffd 0x00000000 +00238 mul.s 0x00000002 0x003fffff 0x00000000 0 0 -> 0x00000000 0x00000180 +00239 add.s 0x00000002 0x00400000 0x00000000 0 0 -> 0x00400002 0x00000000 +00240 sub.s 0x00000002 0x00400000 0x00000000 0 0 -> 0x803ffffe 0x00000000 +00241 mul.s 0x00000002 0x00400000 0x00000000 0 0 -> 0x00000000 0x00000180 +00242 add.s 0x00000002 0x007fffff 0x00000000 0 0 -> 0x00800001 0x00000000 +00243 sub.s 0x00000002 0x007fffff 0x00000000 0 0 -> 0x807ffffd 0x00000000 +00244 mul.s 0x00000002 0x007fffff 0x00000000 0 0 -> 0x00000000 0x00000180 +00245 add.s 0x80000002 0x00000001 0x00000000 0 0 -> 0x80000001 0x00000000 +00246 sub.s 0x80000002 0x00000001 0x00000000 0 0 -> 0x80000003 0x00000000 +00247 mul.s 0x80000002 0x00000001 0x00000000 0 0 -> 0x80000000 0x00000180 +00248 add.s 0x80000002 0x00000002 0x00000000 0 0 -> 0x00000000 0x00000000 +00249 sub.s 0x80000002 0x00000002 0x00000000 0 0 -> 0x80000004 0x00000000 +00250 mul.s 0x80000002 0x00000002 0x00000000 0 0 -> 0x80000000 0x00000180 +00251 add.s 0x80000002 0x003fffff 0x00000000 0 0 -> 0x003ffffd 0x00000000 +00252 sub.s 0x80000002 0x003fffff 0x00000000 0 0 -> 0x80400001 0x00000000 +00253 mul.s 0x80000002 0x003fffff 0x00000000 0 0 -> 0x80000000 0x00000180 +00254 add.s 0x80000002 0x00400000 0x00000000 0 0 -> 0x003ffffe 0x00000000 +00255 sub.s 0x80000002 0x00400000 0x00000000 0 0 -> 0x80400002 0x00000000 +00256 mul.s 0x80000002 0x00400000 0x00000000 0 0 -> 0x80000000 0x00000180 +00257 add.s 0x80000002 0x007fffff 0x00000000 0 0 -> 0x007ffffd 0x00000000 +00258 sub.s 0x80000002 0x007fffff 0x00000000 0 0 -> 0x80800001 0x00000000 +00259 mul.s 0x80000002 0x007fffff 0x00000000 0 0 -> 0x80000000 0x00000180 +00260 add.s 0x003fffff 0x00000001 0x00000000 0 0 -> 0x00400000 0x00000000 +00261 sub.s 0x003fffff 0x00000001 0x00000000 0 0 -> 0x003ffffe 0x00000000 +00262 mul.s 0x003fffff 0x00000001 0x00000000 0 0 -> 0x00000000 0x00000180 +00263 add.s 0x003fffff 0x00000002 0x00000000 0 0 -> 0x00400001 0x00000000 +00264 sub.s 0x003fffff 0x00000002 0x00000000 0 0 -> 0x003ffffd 0x00000000 +00265 mul.s 0x003fffff 0x00000002 0x00000000 0 0 -> 0x00000000 0x00000180 +00266 add.s 0x003fffff 0x003fffff 0x00000000 0 0 -> 0x007ffffe 0x00000000 +00267 sub.s 0x003fffff 0x003fffff 0x00000000 0 0 -> 0x00000000 0x00000000 +00268 mul.s 0x003fffff 0x003fffff 0x00000000 0 0 -> 0x00000000 0x00000180 +00269 add.s 0x003fffff 0x00400000 0x00000000 0 0 -> 0x007fffff 0x00000000 +00270 sub.s 0x003fffff 0x00400000 0x00000000 0 0 -> 0x80000001 0x00000000 +00271 mul.s 0x003fffff 0x00400000 0x00000000 0 0 -> 0x00000000 0x00000180 +00272 add.s 0x003fffff 0x007fffff 0x00000000 0 0 -> 0x00bffffe 0x00000000 +00273 sub.s 0x003fffff 0x007fffff 0x00000000 0 0 -> 0x80400000 0x00000000 +00274 mul.s 0x003fffff 0x007fffff 0x00000000 0 0 -> 0x00000000 0x00000180 +00275 add.s 0x803fffff 0x00000001 0x00000000 0 0 -> 0x803ffffe 0x00000000 +00276 sub.s 0x803fffff 0x00000001 0x00000000 0 0 -> 0x80400000 0x00000000 +00277 mul.s 0x803fffff 0x00000001 0x00000000 0 0 -> 0x80000000 0x00000180 +00278 add.s 0x803fffff 0x00000002 0x00000000 0 0 -> 0x803ffffd 0x00000000 +00279 sub.s 0x803fffff 0x00000002 0x00000000 0 0 -> 0x80400001 0x00000000 +00280 mul.s 0x803fffff 0x00000002 0x00000000 0 0 -> 0x80000000 0x00000180 +00281 add.s 0x803fffff 0x003fffff 0x00000000 0 0 -> 0x00000000 0x00000000 +00282 sub.s 0x803fffff 0x003fffff 0x00000000 0 0 -> 0x807ffffe 0x00000000 +00283 mul.s 0x803fffff 0x003fffff 0x00000000 0 0 -> 0x80000000 0x00000180 +00284 add.s 0x803fffff 0x00400000 0x00000000 0 0 -> 0x00000001 0x00000000 +00285 sub.s 0x803fffff 0x00400000 0x00000000 0 0 -> 0x807fffff 0x00000000 +00286 mul.s 0x803fffff 0x00400000 0x00000000 0 0 -> 0x80000000 0x00000180 +00287 add.s 0x803fffff 0x007fffff 0x00000000 0 0 -> 0x00400000 0x00000000 +00288 sub.s 0x803fffff 0x007fffff 0x00000000 0 0 -> 0x80bffffe 0x00000000 +00289 mul.s 0x803fffff 0x007fffff 0x00000000 0 0 -> 0x80000000 0x00000180 +00290 add.s 0x00400000 0x00000001 0x00000000 0 0 -> 0x00400001 0x00000000 +00291 sub.s 0x00400000 0x00000001 0x00000000 0 0 -> 0x003fffff 0x00000000 +00292 mul.s 0x00400000 0x00000001 0x00000000 0 0 -> 0x00000000 0x00000180 +00293 add.s 0x00400000 0x00000002 0x00000000 0 0 -> 0x00400002 0x00000000 +00294 sub.s 0x00400000 0x00000002 0x00000000 0 0 -> 0x003ffffe 0x00000000 +00295 mul.s 0x00400000 0x00000002 0x00000000 0 0 -> 0x00000000 0x00000180 +00296 add.s 0x00400000 0x003fffff 0x00000000 0 0 -> 0x007fffff 0x00000000 +00297 sub.s 0x00400000 0x003fffff 0x00000000 0 0 -> 0x00000001 0x00000000 +00298 mul.s 0x00400000 0x003fffff 0x00000000 0 0 -> 0x00000000 0x00000180 +00299 add.s 0x00400000 0x00400000 0x00000000 0 0 -> 0x00800000 0x00000000 +00300 sub.s 0x00400000 0x00400000 0x00000000 0 0 -> 0x00000000 0x00000000 +00301 mul.s 0x00400000 0x00400000 0x00000000 0 0 -> 0x00000000 0x00000180 +00302 add.s 0x00400000 0x007fffff 0x00000000 0 0 -> 0x00bfffff 0x00000000 +00303 sub.s 0x00400000 0x007fffff 0x00000000 0 0 -> 0x803fffff 0x00000000 +00304 mul.s 0x00400000 0x007fffff 0x00000000 0 0 -> 0x00000000 0x00000180 +00305 add.s 0x80400000 0x00000001 0x00000000 0 0 -> 0x803fffff 0x00000000 +00306 sub.s 0x80400000 0x00000001 0x00000000 0 0 -> 0x80400001 0x00000000 +00307 mul.s 0x80400000 0x00000001 0x00000000 0 0 -> 0x80000000 0x00000180 +00308 add.s 0x80400000 0x00000002 0x00000000 0 0 -> 0x803ffffe 0x00000000 +00309 sub.s 0x80400000 0x00000002 0x00000000 0 0 -> 0x80400002 0x00000000 +00310 mul.s 0x80400000 0x00000002 0x00000000 0 0 -> 0x80000000 0x00000180 +00311 add.s 0x80400000 0x003fffff 0x00000000 0 0 -> 0x80000001 0x00000000 +00312 sub.s 0x80400000 0x003fffff 0x00000000 0 0 -> 0x807fffff 0x00000000 +00313 mul.s 0x80400000 0x003fffff 0x00000000 0 0 -> 0x80000000 0x00000180 +00314 add.s 0x80400000 0x00400000 0x00000000 0 0 -> 0x00000000 0x00000000 +00315 sub.s 0x80400000 0x00400000 0x00000000 0 0 -> 0x80800000 0x00000000 +00316 mul.s 0x80400000 0x00400000 0x00000000 0 0 -> 0x80000000 0x00000180 +00317 add.s 0x80400000 0x007fffff 0x00000000 0 0 -> 0x003fffff 0x00000000 +00318 sub.s 0x80400000 0x007fffff 0x00000000 0 0 -> 0x80bfffff 0x00000000 +00319 mul.s 0x80400000 0x007fffff 0x00000000 0 0 -> 0x80000000 0x00000180 +00320 add.s 0x007fffff 0x00000001 0x00000000 0 0 -> 0x00800000 0x00000000 +00321 sub.s 0x007fffff 0x00000001 0x00000000 0 0 -> 0x007ffffe 0x00000000 +00322 mul.s 0x007fffff 0x00000001 0x00000000 0 0 -> 0x00000000 0x00000180 +00323 add.s 0x007fffff 0x00000002 0x00000000 0 0 -> 0x00800001 0x00000000 +00324 sub.s 0x007fffff 0x00000002 0x00000000 0 0 -> 0x007ffffd 0x00000000 +00325 mul.s 0x007fffff 0x00000002 0x00000000 0 0 -> 0x00000000 0x00000180 +00326 add.s 0x007fffff 0x003fffff 0x00000000 0 0 -> 0x00bffffe 0x00000000 +00327 sub.s 0x007fffff 0x003fffff 0x00000000 0 0 -> 0x00400000 0x00000000 +00328 mul.s 0x007fffff 0x003fffff 0x00000000 0 0 -> 0x00000000 0x00000180 +00329 add.s 0x007fffff 0x00400000 0x00000000 0 0 -> 0x00bfffff 0x00000000 +00330 sub.s 0x007fffff 0x00400000 0x00000000 0 0 -> 0x003fffff 0x00000000 +00331 mul.s 0x007fffff 0x00400000 0x00000000 0 0 -> 0x00000000 0x00000180 +00332 add.s 0x007fffff 0x007fffff 0x00000000 0 0 -> 0x00fffffe 0x00000000 +00333 sub.s 0x007fffff 0x007fffff 0x00000000 0 0 -> 0x00000000 0x00000000 +00334 mul.s 0x007fffff 0x007fffff 0x00000000 0 0 -> 0x00000000 0x00000180 +00335 add.s 0x807fffff 0x00000001 0x00000000 0 0 -> 0x807ffffe 0x00000000 +00336 sub.s 0x807fffff 0x00000001 0x00000000 0 0 -> 0x80800000 0x00000000 +00337 mul.s 0x807fffff 0x00000001 0x00000000 0 0 -> 0x80000000 0x00000180 +00338 add.s 0x807fffff 0x00000002 0x00000000 0 0 -> 0x807ffffd 0x00000000 +00339 sub.s 0x807fffff 0x00000002 0x00000000 0 0 -> 0x80800001 0x00000000 +00340 mul.s 0x807fffff 0x00000002 0x00000000 0 0 -> 0x80000000 0x00000180 +00341 add.s 0x807fffff 0x003fffff 0x00000000 0 0 -> 0x80400000 0x00000000 +00342 sub.s 0x807fffff 0x003fffff 0x00000000 0 0 -> 0x80bffffe 0x00000000 +00343 mul.s 0x807fffff 0x003fffff 0x00000000 0 0 -> 0x80000000 0x00000180 +00344 add.s 0x807fffff 0x00400000 0x00000000 0 0 -> 0x803fffff 0x00000000 +00345 sub.s 0x807fffff 0x00400000 0x00000000 0 0 -> 0x80bfffff 0x00000000 +00346 mul.s 0x807fffff 0x00400000 0x00000000 0 0 -> 0x80000000 0x00000180 +00347 add.s 0x807fffff 0x007fffff 0x00000000 0 0 -> 0x00000000 0x00000000 +00348 sub.s 0x807fffff 0x007fffff 0x00000000 0 0 -> 0x80fffffe 0x00000000 +00349 mul.s 0x807fffff 0x007fffff 0x00000000 0 0 -> 0x80000000 0x00000180 diff --git a/lp-xt/lp-xt-emu/tests/fixtures/fp/div_sqrt.txt b/lp-xt/lp-xt-emu/tests/fixtures/fp/div_sqrt.txt index bcbc14de0..74843eedd 100644 --- a/lp-xt/lp-xt-emu/tests/fixtures/fp/div_sqrt.txt +++ b/lp-xt/lp-xt-emu/tests/fixtures/fp/div_sqrt.txt @@ -3,1319 +3,1322 @@ # predicted: lp-xt-emu (host), BEFORE any hardware run — M6 P4, D2. # Never regenerate a row from device output: that inverts # the test into a tautology that passes forever. -# unknown: 1296 of 1296, by the policy field that closes them: -# 1024 estimates -# 272 divide_step_helpers +# unknown: 0 of 1296, by the policy field that closes them: # -# --- silicon provenance (M6 P6 fills this in) --- -# board: NOT RUN -# chip-rev: NOT RUN -# flash: NOT RUN -# mac: NOT RUN -# port: NOT RUN -# firmware: NOT RUN -# toolchain: NOT RUN -# date: NOT RUN +# --- silicon provenance (M6 P6 campaign) --- +# board: XIAO-class ESP32-S3 devkit +# chip-rev: esp32s3 v0.2 +# flash: 16 MB (flashed with --flash-size 8mb) +# mac: d8:3b:da:47:29:70 +# port: /dev/cu.usbmodem1201 at capture time (renumbers; identify by MAC) +# firmware: 4e7a3da28728, feature test_xt_fp_conformance +# toolchain: espup esp toolchain esp-14.2.0_20240906 (xtensa-esp32s3-elf-gcc 14.2.0) +# capture: tests/fixtures/fp/captures/families.txt +# date: 2026-07-31 +# +# Promoting these goldens from silicon was correct HERE — the emulator's +# predictions were committed first and the capture was diffed against them, +# which is what made the comparison meaningful. It is NOT a licence to +# refresh a golden from device output anywhere downstream: that inverts a +# test into a tautology that passes forever. # # columns: index op a b c imm fcr -> result fsr # result: a bit pattern, TRAP:, or UNKNOWN: -# fsr: UNKNOWN everywhere — FSR accumulates (measured, M6 P1) and its -# bit layout is architectural (ISA RM Table 4-48; see cpu::FSR_*), -# but WHICH operation raises WHICH flag is still open. Note the RM -# says current implementations raise none, and this silicon does. -00000 recip0.s 0x3f000000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00001 recip0.s 0x3f020000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00002 recip0.s 0x3f040000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00003 recip0.s 0x3f060000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00004 recip0.s 0x3f080000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00005 recip0.s 0x3f0a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00006 recip0.s 0x3f0c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00007 recip0.s 0x3f0e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00008 recip0.s 0x3f100000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00009 recip0.s 0x3f120000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00010 recip0.s 0x3f140000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00011 recip0.s 0x3f160000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00012 recip0.s 0x3f180000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00013 recip0.s 0x3f1a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00014 recip0.s 0x3f1c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00015 recip0.s 0x3f1e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00016 recip0.s 0x3f200000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00017 recip0.s 0x3f220000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00018 recip0.s 0x3f240000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00019 recip0.s 0x3f260000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00020 recip0.s 0x3f280000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00021 recip0.s 0x3f2a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00022 recip0.s 0x3f2c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00023 recip0.s 0x3f2e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00024 recip0.s 0x3f300000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00025 recip0.s 0x3f320000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00026 recip0.s 0x3f340000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00027 recip0.s 0x3f360000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00028 recip0.s 0x3f380000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00029 recip0.s 0x3f3a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00030 recip0.s 0x3f3c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00031 recip0.s 0x3f3e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00032 recip0.s 0x3f400000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00033 recip0.s 0x3f420000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00034 recip0.s 0x3f440000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00035 recip0.s 0x3f460000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00036 recip0.s 0x3f480000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00037 recip0.s 0x3f4a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00038 recip0.s 0x3f4c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00039 recip0.s 0x3f4e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00040 recip0.s 0x3f500000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00041 recip0.s 0x3f520000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00042 recip0.s 0x3f540000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00043 recip0.s 0x3f560000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00044 recip0.s 0x3f580000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00045 recip0.s 0x3f5a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00046 recip0.s 0x3f5c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00047 recip0.s 0x3f5e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00048 recip0.s 0x3f600000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00049 recip0.s 0x3f620000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00050 recip0.s 0x3f640000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00051 recip0.s 0x3f660000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00052 recip0.s 0x3f680000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00053 recip0.s 0x3f6a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00054 recip0.s 0x3f6c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00055 recip0.s 0x3f6e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00056 recip0.s 0x3f700000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00057 recip0.s 0x3f720000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00058 recip0.s 0x3f740000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00059 recip0.s 0x3f760000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00060 recip0.s 0x3f780000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00061 recip0.s 0x3f7a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00062 recip0.s 0x3f7c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00063 recip0.s 0x3f7e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00064 recip0.s 0x3f800000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00065 recip0.s 0x3f820000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00066 recip0.s 0x3f840000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00067 recip0.s 0x3f860000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00068 recip0.s 0x3f880000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00069 recip0.s 0x3f8a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00070 recip0.s 0x3f8c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00071 recip0.s 0x3f8e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00072 recip0.s 0x3f900000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00073 recip0.s 0x3f920000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00074 recip0.s 0x3f940000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00075 recip0.s 0x3f960000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00076 recip0.s 0x3f980000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00077 recip0.s 0x3f9a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00078 recip0.s 0x3f9c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00079 recip0.s 0x3f9e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00080 recip0.s 0x3fa00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00081 recip0.s 0x3fa20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00082 recip0.s 0x3fa40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00083 recip0.s 0x3fa60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00084 recip0.s 0x3fa80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00085 recip0.s 0x3faa0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00086 recip0.s 0x3fac0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00087 recip0.s 0x3fae0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00088 recip0.s 0x3fb00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00089 recip0.s 0x3fb20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00090 recip0.s 0x3fb40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00091 recip0.s 0x3fb60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00092 recip0.s 0x3fb80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00093 recip0.s 0x3fba0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00094 recip0.s 0x3fbc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00095 recip0.s 0x3fbe0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00096 recip0.s 0x3fc00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00097 recip0.s 0x3fc20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00098 recip0.s 0x3fc40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00099 recip0.s 0x3fc60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00100 recip0.s 0x3fc80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00101 recip0.s 0x3fca0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00102 recip0.s 0x3fcc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00103 recip0.s 0x3fce0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00104 recip0.s 0x3fd00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00105 recip0.s 0x3fd20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00106 recip0.s 0x3fd40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00107 recip0.s 0x3fd60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00108 recip0.s 0x3fd80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00109 recip0.s 0x3fda0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00110 recip0.s 0x3fdc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00111 recip0.s 0x3fde0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00112 recip0.s 0x3fe00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00113 recip0.s 0x3fe20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00114 recip0.s 0x3fe40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00115 recip0.s 0x3fe60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00116 recip0.s 0x3fe80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00117 recip0.s 0x3fea0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00118 recip0.s 0x3fec0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00119 recip0.s 0x3fee0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00120 recip0.s 0x3ff00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00121 recip0.s 0x3ff20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00122 recip0.s 0x3ff40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00123 recip0.s 0x3ff60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00124 recip0.s 0x3ff80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00125 recip0.s 0x3ffa0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00126 recip0.s 0x3ffc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00127 recip0.s 0x3ffe0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00128 recip0.s 0x40000000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00129 recip0.s 0x40020000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00130 recip0.s 0x40040000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00131 recip0.s 0x40060000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00132 recip0.s 0x40080000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00133 recip0.s 0x400a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00134 recip0.s 0x400c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00135 recip0.s 0x400e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00136 recip0.s 0x40100000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00137 recip0.s 0x40120000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00138 recip0.s 0x40140000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00139 recip0.s 0x40160000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00140 recip0.s 0x40180000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00141 recip0.s 0x401a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00142 recip0.s 0x401c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00143 recip0.s 0x401e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00144 recip0.s 0x40200000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00145 recip0.s 0x40220000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00146 recip0.s 0x40240000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00147 recip0.s 0x40260000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00148 recip0.s 0x40280000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00149 recip0.s 0x402a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00150 recip0.s 0x402c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00151 recip0.s 0x402e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00152 recip0.s 0x40300000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00153 recip0.s 0x40320000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00154 recip0.s 0x40340000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00155 recip0.s 0x40360000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00156 recip0.s 0x40380000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00157 recip0.s 0x403a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00158 recip0.s 0x403c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00159 recip0.s 0x403e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00160 recip0.s 0x40400000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00161 recip0.s 0x40420000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00162 recip0.s 0x40440000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00163 recip0.s 0x40460000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00164 recip0.s 0x40480000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00165 recip0.s 0x404a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00166 recip0.s 0x404c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00167 recip0.s 0x404e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00168 recip0.s 0x40500000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00169 recip0.s 0x40520000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00170 recip0.s 0x40540000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00171 recip0.s 0x40560000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00172 recip0.s 0x40580000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00173 recip0.s 0x405a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00174 recip0.s 0x405c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00175 recip0.s 0x405e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00176 recip0.s 0x40600000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00177 recip0.s 0x40620000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00178 recip0.s 0x40640000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00179 recip0.s 0x40660000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00180 recip0.s 0x40680000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00181 recip0.s 0x406a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00182 recip0.s 0x406c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00183 recip0.s 0x406e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00184 recip0.s 0x40700000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00185 recip0.s 0x40720000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00186 recip0.s 0x40740000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00187 recip0.s 0x40760000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00188 recip0.s 0x40780000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00189 recip0.s 0x407a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00190 recip0.s 0x407c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00191 recip0.s 0x407e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00192 recip0.s 0x40800000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00193 recip0.s 0x40820000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00194 recip0.s 0x40840000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00195 recip0.s 0x40860000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00196 recip0.s 0x40880000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00197 recip0.s 0x408a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00198 recip0.s 0x408c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00199 recip0.s 0x408e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00200 recip0.s 0x40900000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00201 recip0.s 0x40920000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00202 recip0.s 0x40940000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00203 recip0.s 0x40960000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00204 recip0.s 0x40980000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00205 recip0.s 0x409a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00206 recip0.s 0x409c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00207 recip0.s 0x409e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00208 recip0.s 0x40a00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00209 recip0.s 0x40a20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00210 recip0.s 0x40a40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00211 recip0.s 0x40a60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00212 recip0.s 0x40a80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00213 recip0.s 0x40aa0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00214 recip0.s 0x40ac0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00215 recip0.s 0x40ae0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00216 recip0.s 0x40b00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00217 recip0.s 0x40b20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00218 recip0.s 0x40b40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00219 recip0.s 0x40b60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00220 recip0.s 0x40b80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00221 recip0.s 0x40ba0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00222 recip0.s 0x40bc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00223 recip0.s 0x40be0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00224 recip0.s 0x40c00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00225 recip0.s 0x40c20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00226 recip0.s 0x40c40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00227 recip0.s 0x40c60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00228 recip0.s 0x40c80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00229 recip0.s 0x40ca0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00230 recip0.s 0x40cc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00231 recip0.s 0x40ce0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00232 recip0.s 0x40d00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00233 recip0.s 0x40d20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00234 recip0.s 0x40d40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00235 recip0.s 0x40d60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00236 recip0.s 0x40d80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00237 recip0.s 0x40da0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00238 recip0.s 0x40dc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00239 recip0.s 0x40de0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00240 recip0.s 0x40e00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00241 recip0.s 0x40e20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00242 recip0.s 0x40e40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00243 recip0.s 0x40e60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00244 recip0.s 0x40e80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00245 recip0.s 0x40ea0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00246 recip0.s 0x40ec0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00247 recip0.s 0x40ee0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00248 recip0.s 0x40f00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00249 recip0.s 0x40f20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00250 recip0.s 0x40f40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00251 recip0.s 0x40f60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00252 recip0.s 0x40f80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00253 recip0.s 0x40fa0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00254 recip0.s 0x40fc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00255 recip0.s 0x40fe0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00256 rsqrt0.s 0x3f000000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00257 rsqrt0.s 0x3f020000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00258 rsqrt0.s 0x3f040000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00259 rsqrt0.s 0x3f060000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00260 rsqrt0.s 0x3f080000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00261 rsqrt0.s 0x3f0a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00262 rsqrt0.s 0x3f0c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00263 rsqrt0.s 0x3f0e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00264 rsqrt0.s 0x3f100000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00265 rsqrt0.s 0x3f120000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00266 rsqrt0.s 0x3f140000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00267 rsqrt0.s 0x3f160000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00268 rsqrt0.s 0x3f180000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00269 rsqrt0.s 0x3f1a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00270 rsqrt0.s 0x3f1c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00271 rsqrt0.s 0x3f1e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00272 rsqrt0.s 0x3f200000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00273 rsqrt0.s 0x3f220000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00274 rsqrt0.s 0x3f240000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00275 rsqrt0.s 0x3f260000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00276 rsqrt0.s 0x3f280000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00277 rsqrt0.s 0x3f2a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00278 rsqrt0.s 0x3f2c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00279 rsqrt0.s 0x3f2e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00280 rsqrt0.s 0x3f300000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00281 rsqrt0.s 0x3f320000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00282 rsqrt0.s 0x3f340000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00283 rsqrt0.s 0x3f360000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00284 rsqrt0.s 0x3f380000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00285 rsqrt0.s 0x3f3a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00286 rsqrt0.s 0x3f3c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00287 rsqrt0.s 0x3f3e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00288 rsqrt0.s 0x3f400000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00289 rsqrt0.s 0x3f420000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00290 rsqrt0.s 0x3f440000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00291 rsqrt0.s 0x3f460000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00292 rsqrt0.s 0x3f480000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00293 rsqrt0.s 0x3f4a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00294 rsqrt0.s 0x3f4c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00295 rsqrt0.s 0x3f4e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00296 rsqrt0.s 0x3f500000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00297 rsqrt0.s 0x3f520000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00298 rsqrt0.s 0x3f540000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00299 rsqrt0.s 0x3f560000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00300 rsqrt0.s 0x3f580000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00301 rsqrt0.s 0x3f5a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00302 rsqrt0.s 0x3f5c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00303 rsqrt0.s 0x3f5e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00304 rsqrt0.s 0x3f600000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00305 rsqrt0.s 0x3f620000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00306 rsqrt0.s 0x3f640000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00307 rsqrt0.s 0x3f660000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00308 rsqrt0.s 0x3f680000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00309 rsqrt0.s 0x3f6a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00310 rsqrt0.s 0x3f6c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00311 rsqrt0.s 0x3f6e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00312 rsqrt0.s 0x3f700000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00313 rsqrt0.s 0x3f720000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00314 rsqrt0.s 0x3f740000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00315 rsqrt0.s 0x3f760000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00316 rsqrt0.s 0x3f780000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00317 rsqrt0.s 0x3f7a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00318 rsqrt0.s 0x3f7c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00319 rsqrt0.s 0x3f7e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00320 rsqrt0.s 0x3f800000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00321 rsqrt0.s 0x3f820000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00322 rsqrt0.s 0x3f840000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00323 rsqrt0.s 0x3f860000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00324 rsqrt0.s 0x3f880000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00325 rsqrt0.s 0x3f8a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00326 rsqrt0.s 0x3f8c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00327 rsqrt0.s 0x3f8e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00328 rsqrt0.s 0x3f900000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00329 rsqrt0.s 0x3f920000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00330 rsqrt0.s 0x3f940000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00331 rsqrt0.s 0x3f960000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00332 rsqrt0.s 0x3f980000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00333 rsqrt0.s 0x3f9a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00334 rsqrt0.s 0x3f9c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00335 rsqrt0.s 0x3f9e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00336 rsqrt0.s 0x3fa00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00337 rsqrt0.s 0x3fa20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00338 rsqrt0.s 0x3fa40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00339 rsqrt0.s 0x3fa60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00340 rsqrt0.s 0x3fa80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00341 rsqrt0.s 0x3faa0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00342 rsqrt0.s 0x3fac0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00343 rsqrt0.s 0x3fae0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00344 rsqrt0.s 0x3fb00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00345 rsqrt0.s 0x3fb20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00346 rsqrt0.s 0x3fb40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00347 rsqrt0.s 0x3fb60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00348 rsqrt0.s 0x3fb80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00349 rsqrt0.s 0x3fba0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00350 rsqrt0.s 0x3fbc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00351 rsqrt0.s 0x3fbe0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00352 rsqrt0.s 0x3fc00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00353 rsqrt0.s 0x3fc20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00354 rsqrt0.s 0x3fc40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00355 rsqrt0.s 0x3fc60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00356 rsqrt0.s 0x3fc80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00357 rsqrt0.s 0x3fca0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00358 rsqrt0.s 0x3fcc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00359 rsqrt0.s 0x3fce0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00360 rsqrt0.s 0x3fd00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00361 rsqrt0.s 0x3fd20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00362 rsqrt0.s 0x3fd40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00363 rsqrt0.s 0x3fd60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00364 rsqrt0.s 0x3fd80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00365 rsqrt0.s 0x3fda0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00366 rsqrt0.s 0x3fdc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00367 rsqrt0.s 0x3fde0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00368 rsqrt0.s 0x3fe00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00369 rsqrt0.s 0x3fe20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00370 rsqrt0.s 0x3fe40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00371 rsqrt0.s 0x3fe60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00372 rsqrt0.s 0x3fe80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00373 rsqrt0.s 0x3fea0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00374 rsqrt0.s 0x3fec0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00375 rsqrt0.s 0x3fee0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00376 rsqrt0.s 0x3ff00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00377 rsqrt0.s 0x3ff20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00378 rsqrt0.s 0x3ff40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00379 rsqrt0.s 0x3ff60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00380 rsqrt0.s 0x3ff80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00381 rsqrt0.s 0x3ffa0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00382 rsqrt0.s 0x3ffc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00383 rsqrt0.s 0x3ffe0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00384 rsqrt0.s 0x40000000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00385 rsqrt0.s 0x40020000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00386 rsqrt0.s 0x40040000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00387 rsqrt0.s 0x40060000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00388 rsqrt0.s 0x40080000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00389 rsqrt0.s 0x400a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00390 rsqrt0.s 0x400c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00391 rsqrt0.s 0x400e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00392 rsqrt0.s 0x40100000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00393 rsqrt0.s 0x40120000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00394 rsqrt0.s 0x40140000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00395 rsqrt0.s 0x40160000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00396 rsqrt0.s 0x40180000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00397 rsqrt0.s 0x401a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00398 rsqrt0.s 0x401c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00399 rsqrt0.s 0x401e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00400 rsqrt0.s 0x40200000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00401 rsqrt0.s 0x40220000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00402 rsqrt0.s 0x40240000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00403 rsqrt0.s 0x40260000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00404 rsqrt0.s 0x40280000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00405 rsqrt0.s 0x402a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00406 rsqrt0.s 0x402c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00407 rsqrt0.s 0x402e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00408 rsqrt0.s 0x40300000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00409 rsqrt0.s 0x40320000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00410 rsqrt0.s 0x40340000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00411 rsqrt0.s 0x40360000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00412 rsqrt0.s 0x40380000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00413 rsqrt0.s 0x403a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00414 rsqrt0.s 0x403c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00415 rsqrt0.s 0x403e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00416 rsqrt0.s 0x40400000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00417 rsqrt0.s 0x40420000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00418 rsqrt0.s 0x40440000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00419 rsqrt0.s 0x40460000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00420 rsqrt0.s 0x40480000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00421 rsqrt0.s 0x404a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00422 rsqrt0.s 0x404c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00423 rsqrt0.s 0x404e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00424 rsqrt0.s 0x40500000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00425 rsqrt0.s 0x40520000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00426 rsqrt0.s 0x40540000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00427 rsqrt0.s 0x40560000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00428 rsqrt0.s 0x40580000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00429 rsqrt0.s 0x405a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00430 rsqrt0.s 0x405c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00431 rsqrt0.s 0x405e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00432 rsqrt0.s 0x40600000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00433 rsqrt0.s 0x40620000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00434 rsqrt0.s 0x40640000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00435 rsqrt0.s 0x40660000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00436 rsqrt0.s 0x40680000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00437 rsqrt0.s 0x406a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00438 rsqrt0.s 0x406c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00439 rsqrt0.s 0x406e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00440 rsqrt0.s 0x40700000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00441 rsqrt0.s 0x40720000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00442 rsqrt0.s 0x40740000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00443 rsqrt0.s 0x40760000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00444 rsqrt0.s 0x40780000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00445 rsqrt0.s 0x407a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00446 rsqrt0.s 0x407c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00447 rsqrt0.s 0x407e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00448 rsqrt0.s 0x40800000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00449 rsqrt0.s 0x40820000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00450 rsqrt0.s 0x40840000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00451 rsqrt0.s 0x40860000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00452 rsqrt0.s 0x40880000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00453 rsqrt0.s 0x408a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00454 rsqrt0.s 0x408c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00455 rsqrt0.s 0x408e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00456 rsqrt0.s 0x40900000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00457 rsqrt0.s 0x40920000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00458 rsqrt0.s 0x40940000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00459 rsqrt0.s 0x40960000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00460 rsqrt0.s 0x40980000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00461 rsqrt0.s 0x409a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00462 rsqrt0.s 0x409c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00463 rsqrt0.s 0x409e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00464 rsqrt0.s 0x40a00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00465 rsqrt0.s 0x40a20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00466 rsqrt0.s 0x40a40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00467 rsqrt0.s 0x40a60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00468 rsqrt0.s 0x40a80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00469 rsqrt0.s 0x40aa0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00470 rsqrt0.s 0x40ac0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00471 rsqrt0.s 0x40ae0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00472 rsqrt0.s 0x40b00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00473 rsqrt0.s 0x40b20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00474 rsqrt0.s 0x40b40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00475 rsqrt0.s 0x40b60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00476 rsqrt0.s 0x40b80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00477 rsqrt0.s 0x40ba0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00478 rsqrt0.s 0x40bc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00479 rsqrt0.s 0x40be0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00480 rsqrt0.s 0x40c00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00481 rsqrt0.s 0x40c20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00482 rsqrt0.s 0x40c40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00483 rsqrt0.s 0x40c60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00484 rsqrt0.s 0x40c80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00485 rsqrt0.s 0x40ca0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00486 rsqrt0.s 0x40cc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00487 rsqrt0.s 0x40ce0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00488 rsqrt0.s 0x40d00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00489 rsqrt0.s 0x40d20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00490 rsqrt0.s 0x40d40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00491 rsqrt0.s 0x40d60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00492 rsqrt0.s 0x40d80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00493 rsqrt0.s 0x40da0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00494 rsqrt0.s 0x40dc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00495 rsqrt0.s 0x40de0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00496 rsqrt0.s 0x40e00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00497 rsqrt0.s 0x40e20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00498 rsqrt0.s 0x40e40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00499 rsqrt0.s 0x40e60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00500 rsqrt0.s 0x40e80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00501 rsqrt0.s 0x40ea0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00502 rsqrt0.s 0x40ec0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00503 rsqrt0.s 0x40ee0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00504 rsqrt0.s 0x40f00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00505 rsqrt0.s 0x40f20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00506 rsqrt0.s 0x40f40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00507 rsqrt0.s 0x40f60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00508 rsqrt0.s 0x40f80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00509 rsqrt0.s 0x40fa0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00510 rsqrt0.s 0x40fc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00511 rsqrt0.s 0x40fe0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00512 sqrt0.s 0x3f000000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00513 sqrt0.s 0x3f020000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00514 sqrt0.s 0x3f040000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00515 sqrt0.s 0x3f060000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00516 sqrt0.s 0x3f080000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00517 sqrt0.s 0x3f0a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00518 sqrt0.s 0x3f0c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00519 sqrt0.s 0x3f0e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00520 sqrt0.s 0x3f100000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00521 sqrt0.s 0x3f120000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00522 sqrt0.s 0x3f140000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00523 sqrt0.s 0x3f160000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00524 sqrt0.s 0x3f180000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00525 sqrt0.s 0x3f1a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00526 sqrt0.s 0x3f1c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00527 sqrt0.s 0x3f1e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00528 sqrt0.s 0x3f200000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00529 sqrt0.s 0x3f220000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00530 sqrt0.s 0x3f240000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00531 sqrt0.s 0x3f260000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00532 sqrt0.s 0x3f280000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00533 sqrt0.s 0x3f2a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00534 sqrt0.s 0x3f2c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00535 sqrt0.s 0x3f2e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00536 sqrt0.s 0x3f300000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00537 sqrt0.s 0x3f320000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00538 sqrt0.s 0x3f340000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00539 sqrt0.s 0x3f360000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00540 sqrt0.s 0x3f380000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00541 sqrt0.s 0x3f3a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00542 sqrt0.s 0x3f3c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00543 sqrt0.s 0x3f3e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00544 sqrt0.s 0x3f400000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00545 sqrt0.s 0x3f420000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00546 sqrt0.s 0x3f440000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00547 sqrt0.s 0x3f460000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00548 sqrt0.s 0x3f480000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00549 sqrt0.s 0x3f4a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00550 sqrt0.s 0x3f4c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00551 sqrt0.s 0x3f4e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00552 sqrt0.s 0x3f500000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00553 sqrt0.s 0x3f520000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00554 sqrt0.s 0x3f540000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00555 sqrt0.s 0x3f560000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00556 sqrt0.s 0x3f580000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00557 sqrt0.s 0x3f5a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00558 sqrt0.s 0x3f5c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00559 sqrt0.s 0x3f5e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00560 sqrt0.s 0x3f600000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00561 sqrt0.s 0x3f620000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00562 sqrt0.s 0x3f640000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00563 sqrt0.s 0x3f660000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00564 sqrt0.s 0x3f680000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00565 sqrt0.s 0x3f6a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00566 sqrt0.s 0x3f6c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00567 sqrt0.s 0x3f6e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00568 sqrt0.s 0x3f700000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00569 sqrt0.s 0x3f720000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00570 sqrt0.s 0x3f740000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00571 sqrt0.s 0x3f760000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00572 sqrt0.s 0x3f780000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00573 sqrt0.s 0x3f7a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00574 sqrt0.s 0x3f7c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00575 sqrt0.s 0x3f7e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00576 sqrt0.s 0x3f800000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00577 sqrt0.s 0x3f820000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00578 sqrt0.s 0x3f840000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00579 sqrt0.s 0x3f860000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00580 sqrt0.s 0x3f880000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00581 sqrt0.s 0x3f8a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00582 sqrt0.s 0x3f8c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00583 sqrt0.s 0x3f8e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00584 sqrt0.s 0x3f900000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00585 sqrt0.s 0x3f920000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00586 sqrt0.s 0x3f940000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00587 sqrt0.s 0x3f960000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00588 sqrt0.s 0x3f980000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00589 sqrt0.s 0x3f9a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00590 sqrt0.s 0x3f9c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00591 sqrt0.s 0x3f9e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00592 sqrt0.s 0x3fa00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00593 sqrt0.s 0x3fa20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00594 sqrt0.s 0x3fa40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00595 sqrt0.s 0x3fa60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00596 sqrt0.s 0x3fa80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00597 sqrt0.s 0x3faa0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00598 sqrt0.s 0x3fac0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00599 sqrt0.s 0x3fae0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00600 sqrt0.s 0x3fb00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00601 sqrt0.s 0x3fb20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00602 sqrt0.s 0x3fb40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00603 sqrt0.s 0x3fb60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00604 sqrt0.s 0x3fb80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00605 sqrt0.s 0x3fba0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00606 sqrt0.s 0x3fbc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00607 sqrt0.s 0x3fbe0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00608 sqrt0.s 0x3fc00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00609 sqrt0.s 0x3fc20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00610 sqrt0.s 0x3fc40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00611 sqrt0.s 0x3fc60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00612 sqrt0.s 0x3fc80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00613 sqrt0.s 0x3fca0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00614 sqrt0.s 0x3fcc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00615 sqrt0.s 0x3fce0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00616 sqrt0.s 0x3fd00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00617 sqrt0.s 0x3fd20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00618 sqrt0.s 0x3fd40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00619 sqrt0.s 0x3fd60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00620 sqrt0.s 0x3fd80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00621 sqrt0.s 0x3fda0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00622 sqrt0.s 0x3fdc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00623 sqrt0.s 0x3fde0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00624 sqrt0.s 0x3fe00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00625 sqrt0.s 0x3fe20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00626 sqrt0.s 0x3fe40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00627 sqrt0.s 0x3fe60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00628 sqrt0.s 0x3fe80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00629 sqrt0.s 0x3fea0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00630 sqrt0.s 0x3fec0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00631 sqrt0.s 0x3fee0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00632 sqrt0.s 0x3ff00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00633 sqrt0.s 0x3ff20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00634 sqrt0.s 0x3ff40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00635 sqrt0.s 0x3ff60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00636 sqrt0.s 0x3ff80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00637 sqrt0.s 0x3ffa0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00638 sqrt0.s 0x3ffc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00639 sqrt0.s 0x3ffe0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00640 sqrt0.s 0x40000000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00641 sqrt0.s 0x40020000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00642 sqrt0.s 0x40040000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00643 sqrt0.s 0x40060000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00644 sqrt0.s 0x40080000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00645 sqrt0.s 0x400a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00646 sqrt0.s 0x400c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00647 sqrt0.s 0x400e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00648 sqrt0.s 0x40100000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00649 sqrt0.s 0x40120000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00650 sqrt0.s 0x40140000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00651 sqrt0.s 0x40160000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00652 sqrt0.s 0x40180000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00653 sqrt0.s 0x401a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00654 sqrt0.s 0x401c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00655 sqrt0.s 0x401e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00656 sqrt0.s 0x40200000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00657 sqrt0.s 0x40220000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00658 sqrt0.s 0x40240000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00659 sqrt0.s 0x40260000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00660 sqrt0.s 0x40280000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00661 sqrt0.s 0x402a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00662 sqrt0.s 0x402c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00663 sqrt0.s 0x402e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00664 sqrt0.s 0x40300000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00665 sqrt0.s 0x40320000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00666 sqrt0.s 0x40340000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00667 sqrt0.s 0x40360000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00668 sqrt0.s 0x40380000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00669 sqrt0.s 0x403a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00670 sqrt0.s 0x403c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00671 sqrt0.s 0x403e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00672 sqrt0.s 0x40400000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00673 sqrt0.s 0x40420000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00674 sqrt0.s 0x40440000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00675 sqrt0.s 0x40460000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00676 sqrt0.s 0x40480000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00677 sqrt0.s 0x404a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00678 sqrt0.s 0x404c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00679 sqrt0.s 0x404e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00680 sqrt0.s 0x40500000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00681 sqrt0.s 0x40520000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00682 sqrt0.s 0x40540000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00683 sqrt0.s 0x40560000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00684 sqrt0.s 0x40580000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00685 sqrt0.s 0x405a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00686 sqrt0.s 0x405c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00687 sqrt0.s 0x405e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00688 sqrt0.s 0x40600000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00689 sqrt0.s 0x40620000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00690 sqrt0.s 0x40640000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00691 sqrt0.s 0x40660000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00692 sqrt0.s 0x40680000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00693 sqrt0.s 0x406a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00694 sqrt0.s 0x406c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00695 sqrt0.s 0x406e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00696 sqrt0.s 0x40700000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00697 sqrt0.s 0x40720000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00698 sqrt0.s 0x40740000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00699 sqrt0.s 0x40760000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00700 sqrt0.s 0x40780000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00701 sqrt0.s 0x407a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00702 sqrt0.s 0x407c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00703 sqrt0.s 0x407e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00704 sqrt0.s 0x40800000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00705 sqrt0.s 0x40820000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00706 sqrt0.s 0x40840000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00707 sqrt0.s 0x40860000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00708 sqrt0.s 0x40880000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00709 sqrt0.s 0x408a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00710 sqrt0.s 0x408c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00711 sqrt0.s 0x408e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00712 sqrt0.s 0x40900000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00713 sqrt0.s 0x40920000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00714 sqrt0.s 0x40940000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00715 sqrt0.s 0x40960000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00716 sqrt0.s 0x40980000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00717 sqrt0.s 0x409a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00718 sqrt0.s 0x409c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00719 sqrt0.s 0x409e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00720 sqrt0.s 0x40a00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00721 sqrt0.s 0x40a20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00722 sqrt0.s 0x40a40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00723 sqrt0.s 0x40a60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00724 sqrt0.s 0x40a80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00725 sqrt0.s 0x40aa0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00726 sqrt0.s 0x40ac0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00727 sqrt0.s 0x40ae0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00728 sqrt0.s 0x40b00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00729 sqrt0.s 0x40b20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00730 sqrt0.s 0x40b40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00731 sqrt0.s 0x40b60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00732 sqrt0.s 0x40b80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00733 sqrt0.s 0x40ba0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00734 sqrt0.s 0x40bc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00735 sqrt0.s 0x40be0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00736 sqrt0.s 0x40c00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00737 sqrt0.s 0x40c20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00738 sqrt0.s 0x40c40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00739 sqrt0.s 0x40c60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00740 sqrt0.s 0x40c80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00741 sqrt0.s 0x40ca0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00742 sqrt0.s 0x40cc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00743 sqrt0.s 0x40ce0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00744 sqrt0.s 0x40d00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00745 sqrt0.s 0x40d20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00746 sqrt0.s 0x40d40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00747 sqrt0.s 0x40d60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00748 sqrt0.s 0x40d80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00749 sqrt0.s 0x40da0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00750 sqrt0.s 0x40dc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00751 sqrt0.s 0x40de0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00752 sqrt0.s 0x40e00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00753 sqrt0.s 0x40e20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00754 sqrt0.s 0x40e40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00755 sqrt0.s 0x40e60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00756 sqrt0.s 0x40e80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00757 sqrt0.s 0x40ea0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00758 sqrt0.s 0x40ec0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00759 sqrt0.s 0x40ee0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00760 sqrt0.s 0x40f00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00761 sqrt0.s 0x40f20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00762 sqrt0.s 0x40f40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00763 sqrt0.s 0x40f60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00764 sqrt0.s 0x40f80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00765 sqrt0.s 0x40fa0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00766 sqrt0.s 0x40fc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00767 sqrt0.s 0x40fe0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00768 div0.s 0x3f000000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00769 div0.s 0x3f020000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00770 div0.s 0x3f040000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00771 div0.s 0x3f060000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00772 div0.s 0x3f080000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00773 div0.s 0x3f0a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00774 div0.s 0x3f0c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00775 div0.s 0x3f0e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00776 div0.s 0x3f100000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00777 div0.s 0x3f120000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00778 div0.s 0x3f140000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00779 div0.s 0x3f160000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00780 div0.s 0x3f180000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00781 div0.s 0x3f1a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00782 div0.s 0x3f1c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00783 div0.s 0x3f1e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00784 div0.s 0x3f200000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00785 div0.s 0x3f220000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00786 div0.s 0x3f240000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00787 div0.s 0x3f260000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00788 div0.s 0x3f280000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00789 div0.s 0x3f2a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00790 div0.s 0x3f2c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00791 div0.s 0x3f2e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00792 div0.s 0x3f300000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00793 div0.s 0x3f320000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00794 div0.s 0x3f340000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00795 div0.s 0x3f360000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00796 div0.s 0x3f380000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00797 div0.s 0x3f3a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00798 div0.s 0x3f3c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00799 div0.s 0x3f3e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00800 div0.s 0x3f400000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00801 div0.s 0x3f420000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00802 div0.s 0x3f440000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00803 div0.s 0x3f460000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00804 div0.s 0x3f480000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00805 div0.s 0x3f4a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00806 div0.s 0x3f4c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00807 div0.s 0x3f4e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00808 div0.s 0x3f500000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00809 div0.s 0x3f520000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00810 div0.s 0x3f540000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00811 div0.s 0x3f560000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00812 div0.s 0x3f580000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00813 div0.s 0x3f5a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00814 div0.s 0x3f5c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00815 div0.s 0x3f5e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00816 div0.s 0x3f600000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00817 div0.s 0x3f620000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00818 div0.s 0x3f640000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00819 div0.s 0x3f660000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00820 div0.s 0x3f680000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00821 div0.s 0x3f6a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00822 div0.s 0x3f6c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00823 div0.s 0x3f6e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00824 div0.s 0x3f700000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00825 div0.s 0x3f720000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00826 div0.s 0x3f740000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00827 div0.s 0x3f760000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00828 div0.s 0x3f780000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00829 div0.s 0x3f7a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00830 div0.s 0x3f7c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00831 div0.s 0x3f7e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00832 div0.s 0x3f800000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00833 div0.s 0x3f820000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00834 div0.s 0x3f840000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00835 div0.s 0x3f860000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00836 div0.s 0x3f880000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00837 div0.s 0x3f8a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00838 div0.s 0x3f8c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00839 div0.s 0x3f8e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00840 div0.s 0x3f900000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00841 div0.s 0x3f920000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00842 div0.s 0x3f940000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00843 div0.s 0x3f960000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00844 div0.s 0x3f980000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00845 div0.s 0x3f9a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00846 div0.s 0x3f9c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00847 div0.s 0x3f9e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00848 div0.s 0x3fa00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00849 div0.s 0x3fa20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00850 div0.s 0x3fa40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00851 div0.s 0x3fa60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00852 div0.s 0x3fa80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00853 div0.s 0x3faa0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00854 div0.s 0x3fac0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00855 div0.s 0x3fae0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00856 div0.s 0x3fb00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00857 div0.s 0x3fb20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00858 div0.s 0x3fb40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00859 div0.s 0x3fb60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00860 div0.s 0x3fb80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00861 div0.s 0x3fba0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00862 div0.s 0x3fbc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00863 div0.s 0x3fbe0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00864 div0.s 0x3fc00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00865 div0.s 0x3fc20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00866 div0.s 0x3fc40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00867 div0.s 0x3fc60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00868 div0.s 0x3fc80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00869 div0.s 0x3fca0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00870 div0.s 0x3fcc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00871 div0.s 0x3fce0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00872 div0.s 0x3fd00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00873 div0.s 0x3fd20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00874 div0.s 0x3fd40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00875 div0.s 0x3fd60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00876 div0.s 0x3fd80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00877 div0.s 0x3fda0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00878 div0.s 0x3fdc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00879 div0.s 0x3fde0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00880 div0.s 0x3fe00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00881 div0.s 0x3fe20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00882 div0.s 0x3fe40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00883 div0.s 0x3fe60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00884 div0.s 0x3fe80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00885 div0.s 0x3fea0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00886 div0.s 0x3fec0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00887 div0.s 0x3fee0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00888 div0.s 0x3ff00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00889 div0.s 0x3ff20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00890 div0.s 0x3ff40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00891 div0.s 0x3ff60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00892 div0.s 0x3ff80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00893 div0.s 0x3ffa0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00894 div0.s 0x3ffc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00895 div0.s 0x3ffe0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00896 div0.s 0x40000000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00897 div0.s 0x40020000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00898 div0.s 0x40040000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00899 div0.s 0x40060000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00900 div0.s 0x40080000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00901 div0.s 0x400a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00902 div0.s 0x400c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00903 div0.s 0x400e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00904 div0.s 0x40100000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00905 div0.s 0x40120000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00906 div0.s 0x40140000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00907 div0.s 0x40160000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00908 div0.s 0x40180000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00909 div0.s 0x401a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00910 div0.s 0x401c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00911 div0.s 0x401e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00912 div0.s 0x40200000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00913 div0.s 0x40220000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00914 div0.s 0x40240000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00915 div0.s 0x40260000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00916 div0.s 0x40280000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00917 div0.s 0x402a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00918 div0.s 0x402c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00919 div0.s 0x402e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00920 div0.s 0x40300000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00921 div0.s 0x40320000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00922 div0.s 0x40340000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00923 div0.s 0x40360000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00924 div0.s 0x40380000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00925 div0.s 0x403a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00926 div0.s 0x403c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00927 div0.s 0x403e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00928 div0.s 0x40400000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00929 div0.s 0x40420000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00930 div0.s 0x40440000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00931 div0.s 0x40460000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00932 div0.s 0x40480000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00933 div0.s 0x404a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00934 div0.s 0x404c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00935 div0.s 0x404e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00936 div0.s 0x40500000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00937 div0.s 0x40520000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00938 div0.s 0x40540000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00939 div0.s 0x40560000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00940 div0.s 0x40580000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00941 div0.s 0x405a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00942 div0.s 0x405c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00943 div0.s 0x405e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00944 div0.s 0x40600000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00945 div0.s 0x40620000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00946 div0.s 0x40640000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00947 div0.s 0x40660000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00948 div0.s 0x40680000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00949 div0.s 0x406a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00950 div0.s 0x406c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00951 div0.s 0x406e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00952 div0.s 0x40700000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00953 div0.s 0x40720000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00954 div0.s 0x40740000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00955 div0.s 0x40760000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00956 div0.s 0x40780000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00957 div0.s 0x407a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00958 div0.s 0x407c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00959 div0.s 0x407e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00960 div0.s 0x40800000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00961 div0.s 0x40820000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00962 div0.s 0x40840000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00963 div0.s 0x40860000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00964 div0.s 0x40880000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00965 div0.s 0x408a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00966 div0.s 0x408c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00967 div0.s 0x408e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00968 div0.s 0x40900000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00969 div0.s 0x40920000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00970 div0.s 0x40940000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00971 div0.s 0x40960000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00972 div0.s 0x40980000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00973 div0.s 0x409a0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00974 div0.s 0x409c0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00975 div0.s 0x409e0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00976 div0.s 0x40a00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00977 div0.s 0x40a20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00978 div0.s 0x40a40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00979 div0.s 0x40a60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00980 div0.s 0x40a80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00981 div0.s 0x40aa0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00982 div0.s 0x40ac0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00983 div0.s 0x40ae0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00984 div0.s 0x40b00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00985 div0.s 0x40b20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00986 div0.s 0x40b40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00987 div0.s 0x40b60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00988 div0.s 0x40b80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00989 div0.s 0x40ba0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00990 div0.s 0x40bc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00991 div0.s 0x40be0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00992 div0.s 0x40c00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00993 div0.s 0x40c20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00994 div0.s 0x40c40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00995 div0.s 0x40c60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00996 div0.s 0x40c80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00997 div0.s 0x40ca0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00998 div0.s 0x40cc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -00999 div0.s 0x40ce0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01000 div0.s 0x40d00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01001 div0.s 0x40d20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01002 div0.s 0x40d40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01003 div0.s 0x40d60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01004 div0.s 0x40d80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01005 div0.s 0x40da0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01006 div0.s 0x40dc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01007 div0.s 0x40de0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01008 div0.s 0x40e00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01009 div0.s 0x40e20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01010 div0.s 0x40e40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01011 div0.s 0x40e60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01012 div0.s 0x40e80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01013 div0.s 0x40ea0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01014 div0.s 0x40ec0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01015 div0.s 0x40ee0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01016 div0.s 0x40f00000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01017 div0.s 0x40f20000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01018 div0.s 0x40f40000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01019 div0.s 0x40f60000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01020 div0.s 0x40f80000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01021 div0.s 0x40fa0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01022 div0.s 0x40fc0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01023 div0.s 0x40fe0000 0x00000000 0x00000000 0 0 -> UNKNOWN:estimates UNKNOWN:fsr_flag_bits -01024 0x3f800000 0x3f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01025 0x3f800000 0x40000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01026 0x3f800000 0x3f000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01027 0x3f800000 0x40800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01028 0x3f800000 0x3f800001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01029 0x3f800000 0x3f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01030 0x3f800000 0x7f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01031 0x3f800000 0x00800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01032 0x3f800000 0x00000001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01033 0x3f800000 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01034 0x3f800000 0x80000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01035 0x3f800000 0x7f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01036 0x3f800000 0xff800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01037 0x3f800000 0x7fc00000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01038 0x3f800000 0xc0490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01039 0x3f800000 0x40490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01040 0x40000000 0x3f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01041 0x40000000 0x40000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01042 0x40000000 0x3f000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01043 0x40000000 0x40800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01044 0x40000000 0x3f800001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01045 0x40000000 0x3f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01046 0x40000000 0x7f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01047 0x40000000 0x00800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01048 0x40000000 0x00000001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01049 0x40000000 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01050 0x40000000 0x80000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01051 0x40000000 0x7f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01052 0x40000000 0xff800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01053 0x40000000 0x7fc00000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01054 0x40000000 0xc0490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01055 0x40000000 0x40490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01056 0x3f000000 0x3f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01057 0x3f000000 0x40000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01058 0x3f000000 0x3f000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01059 0x3f000000 0x40800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01060 0x3f000000 0x3f800001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01061 0x3f000000 0x3f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01062 0x3f000000 0x7f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01063 0x3f000000 0x00800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01064 0x3f000000 0x00000001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01065 0x3f000000 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01066 0x3f000000 0x80000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01067 0x3f000000 0x7f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01068 0x3f000000 0xff800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01069 0x3f000000 0x7fc00000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01070 0x3f000000 0xc0490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01071 0x3f000000 0x40490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01072 0x40800000 0x3f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01073 0x40800000 0x40000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01074 0x40800000 0x3f000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01075 0x40800000 0x40800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01076 0x40800000 0x3f800001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01077 0x40800000 0x3f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01078 0x40800000 0x7f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01079 0x40800000 0x00800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01080 0x40800000 0x00000001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01081 0x40800000 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01082 0x40800000 0x80000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01083 0x40800000 0x7f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01084 0x40800000 0xff800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01085 0x40800000 0x7fc00000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01086 0x40800000 0xc0490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01087 0x40800000 0x40490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01088 0x3f800001 0x3f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01089 0x3f800001 0x40000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01090 0x3f800001 0x3f000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01091 0x3f800001 0x40800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01092 0x3f800001 0x3f800001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01093 0x3f800001 0x3f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01094 0x3f800001 0x7f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01095 0x3f800001 0x00800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01096 0x3f800001 0x00000001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01097 0x3f800001 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01098 0x3f800001 0x80000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01099 0x3f800001 0x7f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01100 0x3f800001 0xff800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01101 0x3f800001 0x7fc00000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01102 0x3f800001 0xc0490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01103 0x3f800001 0x40490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01104 0x3f7fffff 0x3f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01105 0x3f7fffff 0x40000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01106 0x3f7fffff 0x3f000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01107 0x3f7fffff 0x40800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01108 0x3f7fffff 0x3f800001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01109 0x3f7fffff 0x3f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01110 0x3f7fffff 0x7f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01111 0x3f7fffff 0x00800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01112 0x3f7fffff 0x00000001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01113 0x3f7fffff 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01114 0x3f7fffff 0x80000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01115 0x3f7fffff 0x7f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01116 0x3f7fffff 0xff800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01117 0x3f7fffff 0x7fc00000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01118 0x3f7fffff 0xc0490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01119 0x3f7fffff 0x40490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01120 0x7f7fffff 0x3f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01121 0x7f7fffff 0x40000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01122 0x7f7fffff 0x3f000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01123 0x7f7fffff 0x40800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01124 0x7f7fffff 0x3f800001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01125 0x7f7fffff 0x3f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01126 0x7f7fffff 0x7f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01127 0x7f7fffff 0x00800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01128 0x7f7fffff 0x00000001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01129 0x7f7fffff 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01130 0x7f7fffff 0x80000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01131 0x7f7fffff 0x7f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01132 0x7f7fffff 0xff800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01133 0x7f7fffff 0x7fc00000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01134 0x7f7fffff 0xc0490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01135 0x7f7fffff 0x40490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01136 0x00800000 0x3f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01137 0x00800000 0x40000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01138 0x00800000 0x3f000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01139 0x00800000 0x40800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01140 0x00800000 0x3f800001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01141 0x00800000 0x3f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01142 0x00800000 0x7f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01143 0x00800000 0x00800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01144 0x00800000 0x00000001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01145 0x00800000 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01146 0x00800000 0x80000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01147 0x00800000 0x7f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01148 0x00800000 0xff800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01149 0x00800000 0x7fc00000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01150 0x00800000 0xc0490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01151 0x00800000 0x40490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01152 0x00000001 0x3f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01153 0x00000001 0x40000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01154 0x00000001 0x3f000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01155 0x00000001 0x40800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01156 0x00000001 0x3f800001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01157 0x00000001 0x3f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01158 0x00000001 0x7f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01159 0x00000001 0x00800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01160 0x00000001 0x00000001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01161 0x00000001 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01162 0x00000001 0x80000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01163 0x00000001 0x7f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01164 0x00000001 0xff800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01165 0x00000001 0x7fc00000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01166 0x00000001 0xc0490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01167 0x00000001 0x40490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01168 0x00000000 0x3f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01169 0x00000000 0x40000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01170 0x00000000 0x3f000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01171 0x00000000 0x40800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01172 0x00000000 0x3f800001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01173 0x00000000 0x3f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01174 0x00000000 0x7f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01175 0x00000000 0x00800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01176 0x00000000 0x00000001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01177 0x00000000 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01178 0x00000000 0x80000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01179 0x00000000 0x7f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01180 0x00000000 0xff800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01181 0x00000000 0x7fc00000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01182 0x00000000 0xc0490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01183 0x00000000 0x40490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01184 0x80000000 0x3f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01185 0x80000000 0x40000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01186 0x80000000 0x3f000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01187 0x80000000 0x40800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01188 0x80000000 0x3f800001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01189 0x80000000 0x3f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01190 0x80000000 0x7f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01191 0x80000000 0x00800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01192 0x80000000 0x00000001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01193 0x80000000 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01194 0x80000000 0x80000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01195 0x80000000 0x7f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01196 0x80000000 0xff800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01197 0x80000000 0x7fc00000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01198 0x80000000 0xc0490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01199 0x80000000 0x40490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01200 0x7f800000 0x3f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01201 0x7f800000 0x40000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01202 0x7f800000 0x3f000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01203 0x7f800000 0x40800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01204 0x7f800000 0x3f800001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01205 0x7f800000 0x3f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01206 0x7f800000 0x7f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01207 0x7f800000 0x00800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01208 0x7f800000 0x00000001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01209 0x7f800000 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01210 0x7f800000 0x80000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01211 0x7f800000 0x7f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01212 0x7f800000 0xff800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01213 0x7f800000 0x7fc00000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01214 0x7f800000 0xc0490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01215 0x7f800000 0x40490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01216 0xff800000 0x3f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01217 0xff800000 0x40000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01218 0xff800000 0x3f000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01219 0xff800000 0x40800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01220 0xff800000 0x3f800001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01221 0xff800000 0x3f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01222 0xff800000 0x7f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01223 0xff800000 0x00800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01224 0xff800000 0x00000001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01225 0xff800000 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01226 0xff800000 0x80000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01227 0xff800000 0x7f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01228 0xff800000 0xff800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01229 0xff800000 0x7fc00000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01230 0xff800000 0xc0490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01231 0xff800000 0x40490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01232 0x7fc00000 0x3f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01233 0x7fc00000 0x40000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01234 0x7fc00000 0x3f000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01235 0x7fc00000 0x40800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01236 0x7fc00000 0x3f800001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01237 0x7fc00000 0x3f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01238 0x7fc00000 0x7f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01239 0x7fc00000 0x00800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01240 0x7fc00000 0x00000001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01241 0x7fc00000 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01242 0x7fc00000 0x80000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01243 0x7fc00000 0x7f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01244 0x7fc00000 0xff800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01245 0x7fc00000 0x7fc00000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01246 0x7fc00000 0xc0490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01247 0x7fc00000 0x40490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01248 0xc0490fdb 0x3f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01249 0xc0490fdb 0x40000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01250 0xc0490fdb 0x3f000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01251 0xc0490fdb 0x40800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01252 0xc0490fdb 0x3f800001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01253 0xc0490fdb 0x3f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01254 0xc0490fdb 0x7f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01255 0xc0490fdb 0x00800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01256 0xc0490fdb 0x00000001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01257 0xc0490fdb 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01258 0xc0490fdb 0x80000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01259 0xc0490fdb 0x7f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01260 0xc0490fdb 0xff800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01261 0xc0490fdb 0x7fc00000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01262 0xc0490fdb 0xc0490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01263 0xc0490fdb 0x40490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01264 0x40490fdb 0x3f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01265 0x40490fdb 0x40000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01266 0x40490fdb 0x3f000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01267 0x40490fdb 0x40800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01268 0x40490fdb 0x3f800001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01269 0x40490fdb 0x3f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01270 0x40490fdb 0x7f7fffff 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01271 0x40490fdb 0x00800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01272 0x40490fdb 0x00000001 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01273 0x40490fdb 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01274 0x40490fdb 0x80000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01275 0x40490fdb 0x7f800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01276 0x40490fdb 0xff800000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01277 0x40490fdb 0x7fc00000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01278 0x40490fdb 0xc0490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01279 0x40490fdb 0x40490fdb 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01280 0x3f800000 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01281 0x40000000 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01282 0x3f000000 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01283 0x40800000 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01284 0x3f800001 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01285 0x3f7fffff 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01286 0x7f7fffff 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01287 0x00800000 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01288 0x00000001 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01289 0x00000000 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01290 0x80000000 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01291 0x7f800000 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01292 0xff800000 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01293 0x7fc00000 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01294 0xc0490fdb 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits -01295 0x40490fdb 0x00000000 0x00000000 0 0 -> UNKNOWN:divide_step_helpers UNKNOWN:fsr_flag_bits +# fsr: the predicted FSR after the vector, cleared before it — a +# first-class prediction since P6 measured the flag semantics. +00000 recip0.s 0x3f000000 0x00000000 0x00000000 0 0 -> 0x3fff0000 0x00000000 +00001 recip0.s 0x3f020000 0x00000000 0x00000000 0 0 -> 0x3ffb0000 0x00000000 +00002 recip0.s 0x3f040000 0x00000000 0x00000000 0 0 -> 0x3ff70000 0x00000000 +00003 recip0.s 0x3f060000 0x00000000 0x00000000 0 0 -> 0x3ff40000 0x00000000 +00004 recip0.s 0x3f080000 0x00000000 0x00000000 0 0 -> 0x3ff00000 0x00000000 +00005 recip0.s 0x3f0a0000 0x00000000 0x00000000 0 0 -> 0x3fed0000 0x00000000 +00006 recip0.s 0x3f0c0000 0x00000000 0x00000000 0 0 -> 0x3fe90000 0x00000000 +00007 recip0.s 0x3f0e0000 0x00000000 0x00000000 0 0 -> 0x3fe60000 0x00000000 +00008 recip0.s 0x3f100000 0x00000000 0x00000000 0 0 -> 0x3fe30000 0x00000000 +00009 recip0.s 0x3f120000 0x00000000 0x00000000 0 0 -> 0x3fe00000 0x00000000 +00010 recip0.s 0x3f140000 0x00000000 0x00000000 0 0 -> 0x3fdd0000 0x00000000 +00011 recip0.s 0x3f160000 0x00000000 0x00000000 0 0 -> 0x3fda0000 0x00000000 +00012 recip0.s 0x3f180000 0x00000000 0x00000000 0 0 -> 0x3fd70000 0x00000000 +00013 recip0.s 0x3f1a0000 0x00000000 0x00000000 0 0 -> 0x3fd40000 0x00000000 +00014 recip0.s 0x3f1c0000 0x00000000 0x00000000 0 0 -> 0x3fd10000 0x00000000 +00015 recip0.s 0x3f1e0000 0x00000000 0x00000000 0 0 -> 0x3fcf0000 0x00000000 +00016 recip0.s 0x3f200000 0x00000000 0x00000000 0 0 -> 0x3fcc0000 0x00000000 +00017 recip0.s 0x3f220000 0x00000000 0x00000000 0 0 -> 0x3fca0000 0x00000000 +00018 recip0.s 0x3f240000 0x00000000 0x00000000 0 0 -> 0x3fc70000 0x00000000 +00019 recip0.s 0x3f260000 0x00000000 0x00000000 0 0 -> 0x3fc50000 0x00000000 +00020 recip0.s 0x3f280000 0x00000000 0x00000000 0 0 -> 0x3fc20000 0x00000000 +00021 recip0.s 0x3f2a0000 0x00000000 0x00000000 0 0 -> 0x3fc00000 0x00000000 +00022 recip0.s 0x3f2c0000 0x00000000 0x00000000 0 0 -> 0x3fbe0000 0x00000000 +00023 recip0.s 0x3f2e0000 0x00000000 0x00000000 0 0 -> 0x3fbc0000 0x00000000 +00024 recip0.s 0x3f300000 0x00000000 0x00000000 0 0 -> 0x3fba0000 0x00000000 +00025 recip0.s 0x3f320000 0x00000000 0x00000000 0 0 -> 0x3fb80000 0x00000000 +00026 recip0.s 0x3f340000 0x00000000 0x00000000 0 0 -> 0x3fb60000 0x00000000 +00027 recip0.s 0x3f360000 0x00000000 0x00000000 0 0 -> 0x3fb40000 0x00000000 +00028 recip0.s 0x3f380000 0x00000000 0x00000000 0 0 -> 0x3fb20000 0x00000000 +00029 recip0.s 0x3f3a0000 0x00000000 0x00000000 0 0 -> 0x3fb00000 0x00000000 +00030 recip0.s 0x3f3c0000 0x00000000 0x00000000 0 0 -> 0x3fae0000 0x00000000 +00031 recip0.s 0x3f3e0000 0x00000000 0x00000000 0 0 -> 0x3fac0000 0x00000000 +00032 recip0.s 0x3f400000 0x00000000 0x00000000 0 0 -> 0x3faa0000 0x00000000 +00033 recip0.s 0x3f420000 0x00000000 0x00000000 0 0 -> 0x3fa80000 0x00000000 +00034 recip0.s 0x3f440000 0x00000000 0x00000000 0 0 -> 0x3fa70000 0x00000000 +00035 recip0.s 0x3f460000 0x00000000 0x00000000 0 0 -> 0x3fa50000 0x00000000 +00036 recip0.s 0x3f480000 0x00000000 0x00000000 0 0 -> 0x3fa30000 0x00000000 +00037 recip0.s 0x3f4a0000 0x00000000 0x00000000 0 0 -> 0x3fa20000 0x00000000 +00038 recip0.s 0x3f4c0000 0x00000000 0x00000000 0 0 -> 0x3fa00000 0x00000000 +00039 recip0.s 0x3f4e0000 0x00000000 0x00000000 0 0 -> 0x3f9f0000 0x00000000 +00040 recip0.s 0x3f500000 0x00000000 0x00000000 0 0 -> 0x3f9d0000 0x00000000 +00041 recip0.s 0x3f520000 0x00000000 0x00000000 0 0 -> 0x3f9c0000 0x00000000 +00042 recip0.s 0x3f540000 0x00000000 0x00000000 0 0 -> 0x3f9a0000 0x00000000 +00043 recip0.s 0x3f560000 0x00000000 0x00000000 0 0 -> 0x3f990000 0x00000000 +00044 recip0.s 0x3f580000 0x00000000 0x00000000 0 0 -> 0x3f970000 0x00000000 +00045 recip0.s 0x3f5a0000 0x00000000 0x00000000 0 0 -> 0x3f960000 0x00000000 +00046 recip0.s 0x3f5c0000 0x00000000 0x00000000 0 0 -> 0x3f950000 0x00000000 +00047 recip0.s 0x3f5e0000 0x00000000 0x00000000 0 0 -> 0x3f930000 0x00000000 +00048 recip0.s 0x3f600000 0x00000000 0x00000000 0 0 -> 0x3f920000 0x00000000 +00049 recip0.s 0x3f620000 0x00000000 0x00000000 0 0 -> 0x3f910000 0x00000000 +00050 recip0.s 0x3f640000 0x00000000 0x00000000 0 0 -> 0x3f8f0000 0x00000000 +00051 recip0.s 0x3f660000 0x00000000 0x00000000 0 0 -> 0x3f8e0000 0x00000000 +00052 recip0.s 0x3f680000 0x00000000 0x00000000 0 0 -> 0x3f8d0000 0x00000000 +00053 recip0.s 0x3f6a0000 0x00000000 0x00000000 0 0 -> 0x3f8c0000 0x00000000 +00054 recip0.s 0x3f6c0000 0x00000000 0x00000000 0 0 -> 0x3f8b0000 0x00000000 +00055 recip0.s 0x3f6e0000 0x00000000 0x00000000 0 0 -> 0x3f890000 0x00000000 +00056 recip0.s 0x3f700000 0x00000000 0x00000000 0 0 -> 0x3f880000 0x00000000 +00057 recip0.s 0x3f720000 0x00000000 0x00000000 0 0 -> 0x3f870000 0x00000000 +00058 recip0.s 0x3f740000 0x00000000 0x00000000 0 0 -> 0x3f860000 0x00000000 +00059 recip0.s 0x3f760000 0x00000000 0x00000000 0 0 -> 0x3f850000 0x00000000 +00060 recip0.s 0x3f780000 0x00000000 0x00000000 0 0 -> 0x3f840000 0x00000000 +00061 recip0.s 0x3f7a0000 0x00000000 0x00000000 0 0 -> 0x3f830000 0x00000000 +00062 recip0.s 0x3f7c0000 0x00000000 0x00000000 0 0 -> 0x3f820000 0x00000000 +00063 recip0.s 0x3f7e0000 0x00000000 0x00000000 0 0 -> 0x3f810000 0x00000000 +00064 recip0.s 0x3f800000 0x00000000 0x00000000 0 0 -> 0x3f7f0000 0x00000000 +00065 recip0.s 0x3f820000 0x00000000 0x00000000 0 0 -> 0x3f7b0000 0x00000000 +00066 recip0.s 0x3f840000 0x00000000 0x00000000 0 0 -> 0x3f770000 0x00000000 +00067 recip0.s 0x3f860000 0x00000000 0x00000000 0 0 -> 0x3f740000 0x00000000 +00068 recip0.s 0x3f880000 0x00000000 0x00000000 0 0 -> 0x3f700000 0x00000000 +00069 recip0.s 0x3f8a0000 0x00000000 0x00000000 0 0 -> 0x3f6d0000 0x00000000 +00070 recip0.s 0x3f8c0000 0x00000000 0x00000000 0 0 -> 0x3f690000 0x00000000 +00071 recip0.s 0x3f8e0000 0x00000000 0x00000000 0 0 -> 0x3f660000 0x00000000 +00072 recip0.s 0x3f900000 0x00000000 0x00000000 0 0 -> 0x3f630000 0x00000000 +00073 recip0.s 0x3f920000 0x00000000 0x00000000 0 0 -> 0x3f600000 0x00000000 +00074 recip0.s 0x3f940000 0x00000000 0x00000000 0 0 -> 0x3f5d0000 0x00000000 +00075 recip0.s 0x3f960000 0x00000000 0x00000000 0 0 -> 0x3f5a0000 0x00000000 +00076 recip0.s 0x3f980000 0x00000000 0x00000000 0 0 -> 0x3f570000 0x00000000 +00077 recip0.s 0x3f9a0000 0x00000000 0x00000000 0 0 -> 0x3f540000 0x00000000 +00078 recip0.s 0x3f9c0000 0x00000000 0x00000000 0 0 -> 0x3f510000 0x00000000 +00079 recip0.s 0x3f9e0000 0x00000000 0x00000000 0 0 -> 0x3f4f0000 0x00000000 +00080 recip0.s 0x3fa00000 0x00000000 0x00000000 0 0 -> 0x3f4c0000 0x00000000 +00081 recip0.s 0x3fa20000 0x00000000 0x00000000 0 0 -> 0x3f4a0000 0x00000000 +00082 recip0.s 0x3fa40000 0x00000000 0x00000000 0 0 -> 0x3f470000 0x00000000 +00083 recip0.s 0x3fa60000 0x00000000 0x00000000 0 0 -> 0x3f450000 0x00000000 +00084 recip0.s 0x3fa80000 0x00000000 0x00000000 0 0 -> 0x3f420000 0x00000000 +00085 recip0.s 0x3faa0000 0x00000000 0x00000000 0 0 -> 0x3f400000 0x00000000 +00086 recip0.s 0x3fac0000 0x00000000 0x00000000 0 0 -> 0x3f3e0000 0x00000000 +00087 recip0.s 0x3fae0000 0x00000000 0x00000000 0 0 -> 0x3f3c0000 0x00000000 +00088 recip0.s 0x3fb00000 0x00000000 0x00000000 0 0 -> 0x3f3a0000 0x00000000 +00089 recip0.s 0x3fb20000 0x00000000 0x00000000 0 0 -> 0x3f380000 0x00000000 +00090 recip0.s 0x3fb40000 0x00000000 0x00000000 0 0 -> 0x3f360000 0x00000000 +00091 recip0.s 0x3fb60000 0x00000000 0x00000000 0 0 -> 0x3f340000 0x00000000 +00092 recip0.s 0x3fb80000 0x00000000 0x00000000 0 0 -> 0x3f320000 0x00000000 +00093 recip0.s 0x3fba0000 0x00000000 0x00000000 0 0 -> 0x3f300000 0x00000000 +00094 recip0.s 0x3fbc0000 0x00000000 0x00000000 0 0 -> 0x3f2e0000 0x00000000 +00095 recip0.s 0x3fbe0000 0x00000000 0x00000000 0 0 -> 0x3f2c0000 0x00000000 +00096 recip0.s 0x3fc00000 0x00000000 0x00000000 0 0 -> 0x3f2a0000 0x00000000 +00097 recip0.s 0x3fc20000 0x00000000 0x00000000 0 0 -> 0x3f280000 0x00000000 +00098 recip0.s 0x3fc40000 0x00000000 0x00000000 0 0 -> 0x3f270000 0x00000000 +00099 recip0.s 0x3fc60000 0x00000000 0x00000000 0 0 -> 0x3f250000 0x00000000 +00100 recip0.s 0x3fc80000 0x00000000 0x00000000 0 0 -> 0x3f230000 0x00000000 +00101 recip0.s 0x3fca0000 0x00000000 0x00000000 0 0 -> 0x3f220000 0x00000000 +00102 recip0.s 0x3fcc0000 0x00000000 0x00000000 0 0 -> 0x3f200000 0x00000000 +00103 recip0.s 0x3fce0000 0x00000000 0x00000000 0 0 -> 0x3f1f0000 0x00000000 +00104 recip0.s 0x3fd00000 0x00000000 0x00000000 0 0 -> 0x3f1d0000 0x00000000 +00105 recip0.s 0x3fd20000 0x00000000 0x00000000 0 0 -> 0x3f1c0000 0x00000000 +00106 recip0.s 0x3fd40000 0x00000000 0x00000000 0 0 -> 0x3f1a0000 0x00000000 +00107 recip0.s 0x3fd60000 0x00000000 0x00000000 0 0 -> 0x3f190000 0x00000000 +00108 recip0.s 0x3fd80000 0x00000000 0x00000000 0 0 -> 0x3f170000 0x00000000 +00109 recip0.s 0x3fda0000 0x00000000 0x00000000 0 0 -> 0x3f160000 0x00000000 +00110 recip0.s 0x3fdc0000 0x00000000 0x00000000 0 0 -> 0x3f150000 0x00000000 +00111 recip0.s 0x3fde0000 0x00000000 0x00000000 0 0 -> 0x3f130000 0x00000000 +00112 recip0.s 0x3fe00000 0x00000000 0x00000000 0 0 -> 0x3f120000 0x00000000 +00113 recip0.s 0x3fe20000 0x00000000 0x00000000 0 0 -> 0x3f110000 0x00000000 +00114 recip0.s 0x3fe40000 0x00000000 0x00000000 0 0 -> 0x3f0f0000 0x00000000 +00115 recip0.s 0x3fe60000 0x00000000 0x00000000 0 0 -> 0x3f0e0000 0x00000000 +00116 recip0.s 0x3fe80000 0x00000000 0x00000000 0 0 -> 0x3f0d0000 0x00000000 +00117 recip0.s 0x3fea0000 0x00000000 0x00000000 0 0 -> 0x3f0c0000 0x00000000 +00118 recip0.s 0x3fec0000 0x00000000 0x00000000 0 0 -> 0x3f0b0000 0x00000000 +00119 recip0.s 0x3fee0000 0x00000000 0x00000000 0 0 -> 0x3f090000 0x00000000 +00120 recip0.s 0x3ff00000 0x00000000 0x00000000 0 0 -> 0x3f080000 0x00000000 +00121 recip0.s 0x3ff20000 0x00000000 0x00000000 0 0 -> 0x3f070000 0x00000000 +00122 recip0.s 0x3ff40000 0x00000000 0x00000000 0 0 -> 0x3f060000 0x00000000 +00123 recip0.s 0x3ff60000 0x00000000 0x00000000 0 0 -> 0x3f050000 0x00000000 +00124 recip0.s 0x3ff80000 0x00000000 0x00000000 0 0 -> 0x3f040000 0x00000000 +00125 recip0.s 0x3ffa0000 0x00000000 0x00000000 0 0 -> 0x3f030000 0x00000000 +00126 recip0.s 0x3ffc0000 0x00000000 0x00000000 0 0 -> 0x3f020000 0x00000000 +00127 recip0.s 0x3ffe0000 0x00000000 0x00000000 0 0 -> 0x3f010000 0x00000000 +00128 recip0.s 0x40000000 0x00000000 0x00000000 0 0 -> 0x3eff0000 0x00000000 +00129 recip0.s 0x40020000 0x00000000 0x00000000 0 0 -> 0x3efb0000 0x00000000 +00130 recip0.s 0x40040000 0x00000000 0x00000000 0 0 -> 0x3ef70000 0x00000000 +00131 recip0.s 0x40060000 0x00000000 0x00000000 0 0 -> 0x3ef40000 0x00000000 +00132 recip0.s 0x40080000 0x00000000 0x00000000 0 0 -> 0x3ef00000 0x00000000 +00133 recip0.s 0x400a0000 0x00000000 0x00000000 0 0 -> 0x3eed0000 0x00000000 +00134 recip0.s 0x400c0000 0x00000000 0x00000000 0 0 -> 0x3ee90000 0x00000000 +00135 recip0.s 0x400e0000 0x00000000 0x00000000 0 0 -> 0x3ee60000 0x00000000 +00136 recip0.s 0x40100000 0x00000000 0x00000000 0 0 -> 0x3ee30000 0x00000000 +00137 recip0.s 0x40120000 0x00000000 0x00000000 0 0 -> 0x3ee00000 0x00000000 +00138 recip0.s 0x40140000 0x00000000 0x00000000 0 0 -> 0x3edd0000 0x00000000 +00139 recip0.s 0x40160000 0x00000000 0x00000000 0 0 -> 0x3eda0000 0x00000000 +00140 recip0.s 0x40180000 0x00000000 0x00000000 0 0 -> 0x3ed70000 0x00000000 +00141 recip0.s 0x401a0000 0x00000000 0x00000000 0 0 -> 0x3ed40000 0x00000000 +00142 recip0.s 0x401c0000 0x00000000 0x00000000 0 0 -> 0x3ed10000 0x00000000 +00143 recip0.s 0x401e0000 0x00000000 0x00000000 0 0 -> 0x3ecf0000 0x00000000 +00144 recip0.s 0x40200000 0x00000000 0x00000000 0 0 -> 0x3ecc0000 0x00000000 +00145 recip0.s 0x40220000 0x00000000 0x00000000 0 0 -> 0x3eca0000 0x00000000 +00146 recip0.s 0x40240000 0x00000000 0x00000000 0 0 -> 0x3ec70000 0x00000000 +00147 recip0.s 0x40260000 0x00000000 0x00000000 0 0 -> 0x3ec50000 0x00000000 +00148 recip0.s 0x40280000 0x00000000 0x00000000 0 0 -> 0x3ec20000 0x00000000 +00149 recip0.s 0x402a0000 0x00000000 0x00000000 0 0 -> 0x3ec00000 0x00000000 +00150 recip0.s 0x402c0000 0x00000000 0x00000000 0 0 -> 0x3ebe0000 0x00000000 +00151 recip0.s 0x402e0000 0x00000000 0x00000000 0 0 -> 0x3ebc0000 0x00000000 +00152 recip0.s 0x40300000 0x00000000 0x00000000 0 0 -> 0x3eba0000 0x00000000 +00153 recip0.s 0x40320000 0x00000000 0x00000000 0 0 -> 0x3eb80000 0x00000000 +00154 recip0.s 0x40340000 0x00000000 0x00000000 0 0 -> 0x3eb60000 0x00000000 +00155 recip0.s 0x40360000 0x00000000 0x00000000 0 0 -> 0x3eb40000 0x00000000 +00156 recip0.s 0x40380000 0x00000000 0x00000000 0 0 -> 0x3eb20000 0x00000000 +00157 recip0.s 0x403a0000 0x00000000 0x00000000 0 0 -> 0x3eb00000 0x00000000 +00158 recip0.s 0x403c0000 0x00000000 0x00000000 0 0 -> 0x3eae0000 0x00000000 +00159 recip0.s 0x403e0000 0x00000000 0x00000000 0 0 -> 0x3eac0000 0x00000000 +00160 recip0.s 0x40400000 0x00000000 0x00000000 0 0 -> 0x3eaa0000 0x00000000 +00161 recip0.s 0x40420000 0x00000000 0x00000000 0 0 -> 0x3ea80000 0x00000000 +00162 recip0.s 0x40440000 0x00000000 0x00000000 0 0 -> 0x3ea70000 0x00000000 +00163 recip0.s 0x40460000 0x00000000 0x00000000 0 0 -> 0x3ea50000 0x00000000 +00164 recip0.s 0x40480000 0x00000000 0x00000000 0 0 -> 0x3ea30000 0x00000000 +00165 recip0.s 0x404a0000 0x00000000 0x00000000 0 0 -> 0x3ea20000 0x00000000 +00166 recip0.s 0x404c0000 0x00000000 0x00000000 0 0 -> 0x3ea00000 0x00000000 +00167 recip0.s 0x404e0000 0x00000000 0x00000000 0 0 -> 0x3e9f0000 0x00000000 +00168 recip0.s 0x40500000 0x00000000 0x00000000 0 0 -> 0x3e9d0000 0x00000000 +00169 recip0.s 0x40520000 0x00000000 0x00000000 0 0 -> 0x3e9c0000 0x00000000 +00170 recip0.s 0x40540000 0x00000000 0x00000000 0 0 -> 0x3e9a0000 0x00000000 +00171 recip0.s 0x40560000 0x00000000 0x00000000 0 0 -> 0x3e990000 0x00000000 +00172 recip0.s 0x40580000 0x00000000 0x00000000 0 0 -> 0x3e970000 0x00000000 +00173 recip0.s 0x405a0000 0x00000000 0x00000000 0 0 -> 0x3e960000 0x00000000 +00174 recip0.s 0x405c0000 0x00000000 0x00000000 0 0 -> 0x3e950000 0x00000000 +00175 recip0.s 0x405e0000 0x00000000 0x00000000 0 0 -> 0x3e930000 0x00000000 +00176 recip0.s 0x40600000 0x00000000 0x00000000 0 0 -> 0x3e920000 0x00000000 +00177 recip0.s 0x40620000 0x00000000 0x00000000 0 0 -> 0x3e910000 0x00000000 +00178 recip0.s 0x40640000 0x00000000 0x00000000 0 0 -> 0x3e8f0000 0x00000000 +00179 recip0.s 0x40660000 0x00000000 0x00000000 0 0 -> 0x3e8e0000 0x00000000 +00180 recip0.s 0x40680000 0x00000000 0x00000000 0 0 -> 0x3e8d0000 0x00000000 +00181 recip0.s 0x406a0000 0x00000000 0x00000000 0 0 -> 0x3e8c0000 0x00000000 +00182 recip0.s 0x406c0000 0x00000000 0x00000000 0 0 -> 0x3e8b0000 0x00000000 +00183 recip0.s 0x406e0000 0x00000000 0x00000000 0 0 -> 0x3e890000 0x00000000 +00184 recip0.s 0x40700000 0x00000000 0x00000000 0 0 -> 0x3e880000 0x00000000 +00185 recip0.s 0x40720000 0x00000000 0x00000000 0 0 -> 0x3e870000 0x00000000 +00186 recip0.s 0x40740000 0x00000000 0x00000000 0 0 -> 0x3e860000 0x00000000 +00187 recip0.s 0x40760000 0x00000000 0x00000000 0 0 -> 0x3e850000 0x00000000 +00188 recip0.s 0x40780000 0x00000000 0x00000000 0 0 -> 0x3e840000 0x00000000 +00189 recip0.s 0x407a0000 0x00000000 0x00000000 0 0 -> 0x3e830000 0x00000000 +00190 recip0.s 0x407c0000 0x00000000 0x00000000 0 0 -> 0x3e820000 0x00000000 +00191 recip0.s 0x407e0000 0x00000000 0x00000000 0 0 -> 0x3e810000 0x00000000 +00192 recip0.s 0x40800000 0x00000000 0x00000000 0 0 -> 0x3e7f0000 0x00000000 +00193 recip0.s 0x40820000 0x00000000 0x00000000 0 0 -> 0x3e7b0000 0x00000000 +00194 recip0.s 0x40840000 0x00000000 0x00000000 0 0 -> 0x3e770000 0x00000000 +00195 recip0.s 0x40860000 0x00000000 0x00000000 0 0 -> 0x3e740000 0x00000000 +00196 recip0.s 0x40880000 0x00000000 0x00000000 0 0 -> 0x3e700000 0x00000000 +00197 recip0.s 0x408a0000 0x00000000 0x00000000 0 0 -> 0x3e6d0000 0x00000000 +00198 recip0.s 0x408c0000 0x00000000 0x00000000 0 0 -> 0x3e690000 0x00000000 +00199 recip0.s 0x408e0000 0x00000000 0x00000000 0 0 -> 0x3e660000 0x00000000 +00200 recip0.s 0x40900000 0x00000000 0x00000000 0 0 -> 0x3e630000 0x00000000 +00201 recip0.s 0x40920000 0x00000000 0x00000000 0 0 -> 0x3e600000 0x00000000 +00202 recip0.s 0x40940000 0x00000000 0x00000000 0 0 -> 0x3e5d0000 0x00000000 +00203 recip0.s 0x40960000 0x00000000 0x00000000 0 0 -> 0x3e5a0000 0x00000000 +00204 recip0.s 0x40980000 0x00000000 0x00000000 0 0 -> 0x3e570000 0x00000000 +00205 recip0.s 0x409a0000 0x00000000 0x00000000 0 0 -> 0x3e540000 0x00000000 +00206 recip0.s 0x409c0000 0x00000000 0x00000000 0 0 -> 0x3e510000 0x00000000 +00207 recip0.s 0x409e0000 0x00000000 0x00000000 0 0 -> 0x3e4f0000 0x00000000 +00208 recip0.s 0x40a00000 0x00000000 0x00000000 0 0 -> 0x3e4c0000 0x00000000 +00209 recip0.s 0x40a20000 0x00000000 0x00000000 0 0 -> 0x3e4a0000 0x00000000 +00210 recip0.s 0x40a40000 0x00000000 0x00000000 0 0 -> 0x3e470000 0x00000000 +00211 recip0.s 0x40a60000 0x00000000 0x00000000 0 0 -> 0x3e450000 0x00000000 +00212 recip0.s 0x40a80000 0x00000000 0x00000000 0 0 -> 0x3e420000 0x00000000 +00213 recip0.s 0x40aa0000 0x00000000 0x00000000 0 0 -> 0x3e400000 0x00000000 +00214 recip0.s 0x40ac0000 0x00000000 0x00000000 0 0 -> 0x3e3e0000 0x00000000 +00215 recip0.s 0x40ae0000 0x00000000 0x00000000 0 0 -> 0x3e3c0000 0x00000000 +00216 recip0.s 0x40b00000 0x00000000 0x00000000 0 0 -> 0x3e3a0000 0x00000000 +00217 recip0.s 0x40b20000 0x00000000 0x00000000 0 0 -> 0x3e380000 0x00000000 +00218 recip0.s 0x40b40000 0x00000000 0x00000000 0 0 -> 0x3e360000 0x00000000 +00219 recip0.s 0x40b60000 0x00000000 0x00000000 0 0 -> 0x3e340000 0x00000000 +00220 recip0.s 0x40b80000 0x00000000 0x00000000 0 0 -> 0x3e320000 0x00000000 +00221 recip0.s 0x40ba0000 0x00000000 0x00000000 0 0 -> 0x3e300000 0x00000000 +00222 recip0.s 0x40bc0000 0x00000000 0x00000000 0 0 -> 0x3e2e0000 0x00000000 +00223 recip0.s 0x40be0000 0x00000000 0x00000000 0 0 -> 0x3e2c0000 0x00000000 +00224 recip0.s 0x40c00000 0x00000000 0x00000000 0 0 -> 0x3e2a0000 0x00000000 +00225 recip0.s 0x40c20000 0x00000000 0x00000000 0 0 -> 0x3e280000 0x00000000 +00226 recip0.s 0x40c40000 0x00000000 0x00000000 0 0 -> 0x3e270000 0x00000000 +00227 recip0.s 0x40c60000 0x00000000 0x00000000 0 0 -> 0x3e250000 0x00000000 +00228 recip0.s 0x40c80000 0x00000000 0x00000000 0 0 -> 0x3e230000 0x00000000 +00229 recip0.s 0x40ca0000 0x00000000 0x00000000 0 0 -> 0x3e220000 0x00000000 +00230 recip0.s 0x40cc0000 0x00000000 0x00000000 0 0 -> 0x3e200000 0x00000000 +00231 recip0.s 0x40ce0000 0x00000000 0x00000000 0 0 -> 0x3e1f0000 0x00000000 +00232 recip0.s 0x40d00000 0x00000000 0x00000000 0 0 -> 0x3e1d0000 0x00000000 +00233 recip0.s 0x40d20000 0x00000000 0x00000000 0 0 -> 0x3e1c0000 0x00000000 +00234 recip0.s 0x40d40000 0x00000000 0x00000000 0 0 -> 0x3e1a0000 0x00000000 +00235 recip0.s 0x40d60000 0x00000000 0x00000000 0 0 -> 0x3e190000 0x00000000 +00236 recip0.s 0x40d80000 0x00000000 0x00000000 0 0 -> 0x3e170000 0x00000000 +00237 recip0.s 0x40da0000 0x00000000 0x00000000 0 0 -> 0x3e160000 0x00000000 +00238 recip0.s 0x40dc0000 0x00000000 0x00000000 0 0 -> 0x3e150000 0x00000000 +00239 recip0.s 0x40de0000 0x00000000 0x00000000 0 0 -> 0x3e130000 0x00000000 +00240 recip0.s 0x40e00000 0x00000000 0x00000000 0 0 -> 0x3e120000 0x00000000 +00241 recip0.s 0x40e20000 0x00000000 0x00000000 0 0 -> 0x3e110000 0x00000000 +00242 recip0.s 0x40e40000 0x00000000 0x00000000 0 0 -> 0x3e0f0000 0x00000000 +00243 recip0.s 0x40e60000 0x00000000 0x00000000 0 0 -> 0x3e0e0000 0x00000000 +00244 recip0.s 0x40e80000 0x00000000 0x00000000 0 0 -> 0x3e0d0000 0x00000000 +00245 recip0.s 0x40ea0000 0x00000000 0x00000000 0 0 -> 0x3e0c0000 0x00000000 +00246 recip0.s 0x40ec0000 0x00000000 0x00000000 0 0 -> 0x3e0b0000 0x00000000 +00247 recip0.s 0x40ee0000 0x00000000 0x00000000 0 0 -> 0x3e090000 0x00000000 +00248 recip0.s 0x40f00000 0x00000000 0x00000000 0 0 -> 0x3e080000 0x00000000 +00249 recip0.s 0x40f20000 0x00000000 0x00000000 0 0 -> 0x3e070000 0x00000000 +00250 recip0.s 0x40f40000 0x00000000 0x00000000 0 0 -> 0x3e060000 0x00000000 +00251 recip0.s 0x40f60000 0x00000000 0x00000000 0 0 -> 0x3e050000 0x00000000 +00252 recip0.s 0x40f80000 0x00000000 0x00000000 0 0 -> 0x3e040000 0x00000000 +00253 recip0.s 0x40fa0000 0x00000000 0x00000000 0 0 -> 0x3e030000 0x00000000 +00254 recip0.s 0x40fc0000 0x00000000 0x00000000 0 0 -> 0x3e020000 0x00000000 +00255 recip0.s 0x40fe0000 0x00000000 0x00000000 0 0 -> 0x3e010000 0x00000000 +00256 rsqrt0.s 0x3f000000 0x00000000 0x00000000 0 0 -> 0x3fb40000 0x00000000 +00257 rsqrt0.s 0x3f020000 0x00000000 0x00000000 0 0 -> 0x3fb30000 0x00000000 +00258 rsqrt0.s 0x3f040000 0x00000000 0x00000000 0 0 -> 0x3fb20000 0x00000000 +00259 rsqrt0.s 0x3f060000 0x00000000 0x00000000 0 0 -> 0x3fb00000 0x00000000 +00260 rsqrt0.s 0x3f080000 0x00000000 0x00000000 0 0 -> 0x3faf0000 0x00000000 +00261 rsqrt0.s 0x3f0a0000 0x00000000 0x00000000 0 0 -> 0x3fae0000 0x00000000 +00262 rsqrt0.s 0x3f0c0000 0x00000000 0x00000000 0 0 -> 0x3fac0000 0x00000000 +00263 rsqrt0.s 0x3f0e0000 0x00000000 0x00000000 0 0 -> 0x3fab0000 0x00000000 +00264 rsqrt0.s 0x3f100000 0x00000000 0x00000000 0 0 -> 0x3faa0000 0x00000000 +00265 rsqrt0.s 0x3f120000 0x00000000 0x00000000 0 0 -> 0x3fa90000 0x00000000 +00266 rsqrt0.s 0x3f140000 0x00000000 0x00000000 0 0 -> 0x3fa80000 0x00000000 +00267 rsqrt0.s 0x3f160000 0x00000000 0x00000000 0 0 -> 0x3fa70000 0x00000000 +00268 rsqrt0.s 0x3f180000 0x00000000 0x00000000 0 0 -> 0x3fa60000 0x00000000 +00269 rsqrt0.s 0x3f1a0000 0x00000000 0x00000000 0 0 -> 0x3fa50000 0x00000000 +00270 rsqrt0.s 0x3f1c0000 0x00000000 0x00000000 0 0 -> 0x3fa30000 0x00000000 +00271 rsqrt0.s 0x3f1e0000 0x00000000 0x00000000 0 0 -> 0x3fa20000 0x00000000 +00272 rsqrt0.s 0x3f200000 0x00000000 0x00000000 0 0 -> 0x3fa10000 0x00000000 +00273 rsqrt0.s 0x3f220000 0x00000000 0x00000000 0 0 -> 0x3fa00000 0x00000000 +00274 rsqrt0.s 0x3f240000 0x00000000 0x00000000 0 0 -> 0x3f9f0000 0x00000000 +00275 rsqrt0.s 0x3f260000 0x00000000 0x00000000 0 0 -> 0x3f9e0000 0x00000000 +00276 rsqrt0.s 0x3f280000 0x00000000 0x00000000 0 0 -> 0x3f9e0000 0x00000000 +00277 rsqrt0.s 0x3f2a0000 0x00000000 0x00000000 0 0 -> 0x3f9d0000 0x00000000 +00278 rsqrt0.s 0x3f2c0000 0x00000000 0x00000000 0 0 -> 0x3f9c0000 0x00000000 +00279 rsqrt0.s 0x3f2e0000 0x00000000 0x00000000 0 0 -> 0x3f9b0000 0x00000000 +00280 rsqrt0.s 0x3f300000 0x00000000 0x00000000 0 0 -> 0x3f9a0000 0x00000000 +00281 rsqrt0.s 0x3f320000 0x00000000 0x00000000 0 0 -> 0x3f990000 0x00000000 +00282 rsqrt0.s 0x3f340000 0x00000000 0x00000000 0 0 -> 0x3f980000 0x00000000 +00283 rsqrt0.s 0x3f360000 0x00000000 0x00000000 0 0 -> 0x3f970000 0x00000000 +00284 rsqrt0.s 0x3f380000 0x00000000 0x00000000 0 0 -> 0x3f970000 0x00000000 +00285 rsqrt0.s 0x3f3a0000 0x00000000 0x00000000 0 0 -> 0x3f960000 0x00000000 +00286 rsqrt0.s 0x3f3c0000 0x00000000 0x00000000 0 0 -> 0x3f950000 0x00000000 +00287 rsqrt0.s 0x3f3e0000 0x00000000 0x00000000 0 0 -> 0x3f940000 0x00000000 +00288 rsqrt0.s 0x3f400000 0x00000000 0x00000000 0 0 -> 0x3f930000 0x00000000 +00289 rsqrt0.s 0x3f420000 0x00000000 0x00000000 0 0 -> 0x3f930000 0x00000000 +00290 rsqrt0.s 0x3f440000 0x00000000 0x00000000 0 0 -> 0x3f920000 0x00000000 +00291 rsqrt0.s 0x3f460000 0x00000000 0x00000000 0 0 -> 0x3f910000 0x00000000 +00292 rsqrt0.s 0x3f480000 0x00000000 0x00000000 0 0 -> 0x3f900000 0x00000000 +00293 rsqrt0.s 0x3f4a0000 0x00000000 0x00000000 0 0 -> 0x3f900000 0x00000000 +00294 rsqrt0.s 0x3f4c0000 0x00000000 0x00000000 0 0 -> 0x3f8f0000 0x00000000 +00295 rsqrt0.s 0x3f4e0000 0x00000000 0x00000000 0 0 -> 0x3f8e0000 0x00000000 +00296 rsqrt0.s 0x3f500000 0x00000000 0x00000000 0 0 -> 0x3f8e0000 0x00000000 +00297 rsqrt0.s 0x3f520000 0x00000000 0x00000000 0 0 -> 0x3f8d0000 0x00000000 +00298 rsqrt0.s 0x3f540000 0x00000000 0x00000000 0 0 -> 0x3f8c0000 0x00000000 +00299 rsqrt0.s 0x3f560000 0x00000000 0x00000000 0 0 -> 0x3f8c0000 0x00000000 +00300 rsqrt0.s 0x3f580000 0x00000000 0x00000000 0 0 -> 0x3f8b0000 0x00000000 +00301 rsqrt0.s 0x3f5a0000 0x00000000 0x00000000 0 0 -> 0x3f8a0000 0x00000000 +00302 rsqrt0.s 0x3f5c0000 0x00000000 0x00000000 0 0 -> 0x3f8a0000 0x00000000 +00303 rsqrt0.s 0x3f5e0000 0x00000000 0x00000000 0 0 -> 0x3f890000 0x00000000 +00304 rsqrt0.s 0x3f600000 0x00000000 0x00000000 0 0 -> 0x3f890000 0x00000000 +00305 rsqrt0.s 0x3f620000 0x00000000 0x00000000 0 0 -> 0x3f880000 0x00000000 +00306 rsqrt0.s 0x3f640000 0x00000000 0x00000000 0 0 -> 0x3f870000 0x00000000 +00307 rsqrt0.s 0x3f660000 0x00000000 0x00000000 0 0 -> 0x3f870000 0x00000000 +00308 rsqrt0.s 0x3f680000 0x00000000 0x00000000 0 0 -> 0x3f860000 0x00000000 +00309 rsqrt0.s 0x3f6a0000 0x00000000 0x00000000 0 0 -> 0x3f860000 0x00000000 +00310 rsqrt0.s 0x3f6c0000 0x00000000 0x00000000 0 0 -> 0x3f850000 0x00000000 +00311 rsqrt0.s 0x3f6e0000 0x00000000 0x00000000 0 0 -> 0x3f840000 0x00000000 +00312 rsqrt0.s 0x3f700000 0x00000000 0x00000000 0 0 -> 0x3f840000 0x00000000 +00313 rsqrt0.s 0x3f720000 0x00000000 0x00000000 0 0 -> 0x3f830000 0x00000000 +00314 rsqrt0.s 0x3f740000 0x00000000 0x00000000 0 0 -> 0x3f830000 0x00000000 +00315 rsqrt0.s 0x3f760000 0x00000000 0x00000000 0 0 -> 0x3f820000 0x00000000 +00316 rsqrt0.s 0x3f780000 0x00000000 0x00000000 0 0 -> 0x3f820000 0x00000000 +00317 rsqrt0.s 0x3f7a0000 0x00000000 0x00000000 0 0 -> 0x3f810000 0x00000000 +00318 rsqrt0.s 0x3f7c0000 0x00000000 0x00000000 0 0 -> 0x3f810000 0x00000000 +00319 rsqrt0.s 0x3f7e0000 0x00000000 0x00000000 0 0 -> 0x3f800000 0x00000000 +00320 rsqrt0.s 0x3f800000 0x00000000 0x00000000 0 0 -> 0x3f7f0000 0x00000000 +00321 rsqrt0.s 0x3f820000 0x00000000 0x00000000 0 0 -> 0x3f7d0000 0x00000000 +00322 rsqrt0.s 0x3f840000 0x00000000 0x00000000 0 0 -> 0x3f7b0000 0x00000000 +00323 rsqrt0.s 0x3f860000 0x00000000 0x00000000 0 0 -> 0x3f790000 0x00000000 +00324 rsqrt0.s 0x3f880000 0x00000000 0x00000000 0 0 -> 0x3f770000 0x00000000 +00325 rsqrt0.s 0x3f8a0000 0x00000000 0x00000000 0 0 -> 0x3f760000 0x00000000 +00326 rsqrt0.s 0x3f8c0000 0x00000000 0x00000000 0 0 -> 0x3f740000 0x00000000 +00327 rsqrt0.s 0x3f8e0000 0x00000000 0x00000000 0 0 -> 0x3f720000 0x00000000 +00328 rsqrt0.s 0x3f900000 0x00000000 0x00000000 0 0 -> 0x3f710000 0x00000000 +00329 rsqrt0.s 0x3f920000 0x00000000 0x00000000 0 0 -> 0x3f6f0000 0x00000000 +00330 rsqrt0.s 0x3f940000 0x00000000 0x00000000 0 0 -> 0x3f6d0000 0x00000000 +00331 rsqrt0.s 0x3f960000 0x00000000 0x00000000 0 0 -> 0x3f6c0000 0x00000000 +00332 rsqrt0.s 0x3f980000 0x00000000 0x00000000 0 0 -> 0x3f6a0000 0x00000000 +00333 rsqrt0.s 0x3f9a0000 0x00000000 0x00000000 0 0 -> 0x3f690000 0x00000000 +00334 rsqrt0.s 0x3f9c0000 0x00000000 0x00000000 0 0 -> 0x3f670000 0x00000000 +00335 rsqrt0.s 0x3f9e0000 0x00000000 0x00000000 0 0 -> 0x3f660000 0x00000000 +00336 rsqrt0.s 0x3fa00000 0x00000000 0x00000000 0 0 -> 0x3f640000 0x00000000 +00337 rsqrt0.s 0x3fa20000 0x00000000 0x00000000 0 0 -> 0x3f630000 0x00000000 +00338 rsqrt0.s 0x3fa40000 0x00000000 0x00000000 0 0 -> 0x3f610000 0x00000000 +00339 rsqrt0.s 0x3fa60000 0x00000000 0x00000000 0 0 -> 0x3f600000 0x00000000 +00340 rsqrt0.s 0x3fa80000 0x00000000 0x00000000 0 0 -> 0x3f5f0000 0x00000000 +00341 rsqrt0.s 0x3faa0000 0x00000000 0x00000000 0 0 -> 0x3f5d0000 0x00000000 +00342 rsqrt0.s 0x3fac0000 0x00000000 0x00000000 0 0 -> 0x3f5c0000 0x00000000 +00343 rsqrt0.s 0x3fae0000 0x00000000 0x00000000 0 0 -> 0x3f5b0000 0x00000000 +00344 rsqrt0.s 0x3fb00000 0x00000000 0x00000000 0 0 -> 0x3f5a0000 0x00000000 +00345 rsqrt0.s 0x3fb20000 0x00000000 0x00000000 0 0 -> 0x3f580000 0x00000000 +00346 rsqrt0.s 0x3fb40000 0x00000000 0x00000000 0 0 -> 0x3f570000 0x00000000 +00347 rsqrt0.s 0x3fb60000 0x00000000 0x00000000 0 0 -> 0x3f560000 0x00000000 +00348 rsqrt0.s 0x3fb80000 0x00000000 0x00000000 0 0 -> 0x3f550000 0x00000000 +00349 rsqrt0.s 0x3fba0000 0x00000000 0x00000000 0 0 -> 0x3f540000 0x00000000 +00350 rsqrt0.s 0x3fbc0000 0x00000000 0x00000000 0 0 -> 0x3f530000 0x00000000 +00351 rsqrt0.s 0x3fbe0000 0x00000000 0x00000000 0 0 -> 0x3f520000 0x00000000 +00352 rsqrt0.s 0x3fc00000 0x00000000 0x00000000 0 0 -> 0x3f500000 0x00000000 +00353 rsqrt0.s 0x3fc20000 0x00000000 0x00000000 0 0 -> 0x3f4f0000 0x00000000 +00354 rsqrt0.s 0x3fc40000 0x00000000 0x00000000 0 0 -> 0x3f4e0000 0x00000000 +00355 rsqrt0.s 0x3fc60000 0x00000000 0x00000000 0 0 -> 0x3f4d0000 0x00000000 +00356 rsqrt0.s 0x3fc80000 0x00000000 0x00000000 0 0 -> 0x3f4c0000 0x00000000 +00357 rsqrt0.s 0x3fca0000 0x00000000 0x00000000 0 0 -> 0x3f4b0000 0x00000000 +00358 rsqrt0.s 0x3fcc0000 0x00000000 0x00000000 0 0 -> 0x3f4a0000 0x00000000 +00359 rsqrt0.s 0x3fce0000 0x00000000 0x00000000 0 0 -> 0x3f490000 0x00000000 +00360 rsqrt0.s 0x3fd00000 0x00000000 0x00000000 0 0 -> 0x3f480000 0x00000000 +00361 rsqrt0.s 0x3fd20000 0x00000000 0x00000000 0 0 -> 0x3f470000 0x00000000 +00362 rsqrt0.s 0x3fd40000 0x00000000 0x00000000 0 0 -> 0x3f460000 0x00000000 +00363 rsqrt0.s 0x3fd60000 0x00000000 0x00000000 0 0 -> 0x3f460000 0x00000000 +00364 rsqrt0.s 0x3fd80000 0x00000000 0x00000000 0 0 -> 0x3f450000 0x00000000 +00365 rsqrt0.s 0x3fda0000 0x00000000 0x00000000 0 0 -> 0x3f440000 0x00000000 +00366 rsqrt0.s 0x3fdc0000 0x00000000 0x00000000 0 0 -> 0x3f430000 0x00000000 +00367 rsqrt0.s 0x3fde0000 0x00000000 0x00000000 0 0 -> 0x3f420000 0x00000000 +00368 rsqrt0.s 0x3fe00000 0x00000000 0x00000000 0 0 -> 0x3f410000 0x00000000 +00369 rsqrt0.s 0x3fe20000 0x00000000 0x00000000 0 0 -> 0x3f400000 0x00000000 +00370 rsqrt0.s 0x3fe40000 0x00000000 0x00000000 0 0 -> 0x3f3f0000 0x00000000 +00371 rsqrt0.s 0x3fe60000 0x00000000 0x00000000 0 0 -> 0x3f3f0000 0x00000000 +00372 rsqrt0.s 0x3fe80000 0x00000000 0x00000000 0 0 -> 0x3f3e0000 0x00000000 +00373 rsqrt0.s 0x3fea0000 0x00000000 0x00000000 0 0 -> 0x3f3d0000 0x00000000 +00374 rsqrt0.s 0x3fec0000 0x00000000 0x00000000 0 0 -> 0x3f3c0000 0x00000000 +00375 rsqrt0.s 0x3fee0000 0x00000000 0x00000000 0 0 -> 0x3f3b0000 0x00000000 +00376 rsqrt0.s 0x3ff00000 0x00000000 0x00000000 0 0 -> 0x3f3b0000 0x00000000 +00377 rsqrt0.s 0x3ff20000 0x00000000 0x00000000 0 0 -> 0x3f3a0000 0x00000000 +00378 rsqrt0.s 0x3ff40000 0x00000000 0x00000000 0 0 -> 0x3f390000 0x00000000 +00379 rsqrt0.s 0x3ff60000 0x00000000 0x00000000 0 0 -> 0x3f380000 0x00000000 +00380 rsqrt0.s 0x3ff80000 0x00000000 0x00000000 0 0 -> 0x3f380000 0x00000000 +00381 rsqrt0.s 0x3ffa0000 0x00000000 0x00000000 0 0 -> 0x3f370000 0x00000000 +00382 rsqrt0.s 0x3ffc0000 0x00000000 0x00000000 0 0 -> 0x3f360000 0x00000000 +00383 rsqrt0.s 0x3ffe0000 0x00000000 0x00000000 0 0 -> 0x3f350000 0x00000000 +00384 rsqrt0.s 0x40000000 0x00000000 0x00000000 0 0 -> 0x3f340000 0x00000000 +00385 rsqrt0.s 0x40020000 0x00000000 0x00000000 0 0 -> 0x3f330000 0x00000000 +00386 rsqrt0.s 0x40040000 0x00000000 0x00000000 0 0 -> 0x3f320000 0x00000000 +00387 rsqrt0.s 0x40060000 0x00000000 0x00000000 0 0 -> 0x3f300000 0x00000000 +00388 rsqrt0.s 0x40080000 0x00000000 0x00000000 0 0 -> 0x3f2f0000 0x00000000 +00389 rsqrt0.s 0x400a0000 0x00000000 0x00000000 0 0 -> 0x3f2e0000 0x00000000 +00390 rsqrt0.s 0x400c0000 0x00000000 0x00000000 0 0 -> 0x3f2c0000 0x00000000 +00391 rsqrt0.s 0x400e0000 0x00000000 0x00000000 0 0 -> 0x3f2b0000 0x00000000 +00392 rsqrt0.s 0x40100000 0x00000000 0x00000000 0 0 -> 0x3f2a0000 0x00000000 +00393 rsqrt0.s 0x40120000 0x00000000 0x00000000 0 0 -> 0x3f290000 0x00000000 +00394 rsqrt0.s 0x40140000 0x00000000 0x00000000 0 0 -> 0x3f280000 0x00000000 +00395 rsqrt0.s 0x40160000 0x00000000 0x00000000 0 0 -> 0x3f270000 0x00000000 +00396 rsqrt0.s 0x40180000 0x00000000 0x00000000 0 0 -> 0x3f260000 0x00000000 +00397 rsqrt0.s 0x401a0000 0x00000000 0x00000000 0 0 -> 0x3f250000 0x00000000 +00398 rsqrt0.s 0x401c0000 0x00000000 0x00000000 0 0 -> 0x3f230000 0x00000000 +00399 rsqrt0.s 0x401e0000 0x00000000 0x00000000 0 0 -> 0x3f220000 0x00000000 +00400 rsqrt0.s 0x40200000 0x00000000 0x00000000 0 0 -> 0x3f210000 0x00000000 +00401 rsqrt0.s 0x40220000 0x00000000 0x00000000 0 0 -> 0x3f200000 0x00000000 +00402 rsqrt0.s 0x40240000 0x00000000 0x00000000 0 0 -> 0x3f1f0000 0x00000000 +00403 rsqrt0.s 0x40260000 0x00000000 0x00000000 0 0 -> 0x3f1e0000 0x00000000 +00404 rsqrt0.s 0x40280000 0x00000000 0x00000000 0 0 -> 0x3f1e0000 0x00000000 +00405 rsqrt0.s 0x402a0000 0x00000000 0x00000000 0 0 -> 0x3f1d0000 0x00000000 +00406 rsqrt0.s 0x402c0000 0x00000000 0x00000000 0 0 -> 0x3f1c0000 0x00000000 +00407 rsqrt0.s 0x402e0000 0x00000000 0x00000000 0 0 -> 0x3f1b0000 0x00000000 +00408 rsqrt0.s 0x40300000 0x00000000 0x00000000 0 0 -> 0x3f1a0000 0x00000000 +00409 rsqrt0.s 0x40320000 0x00000000 0x00000000 0 0 -> 0x3f190000 0x00000000 +00410 rsqrt0.s 0x40340000 0x00000000 0x00000000 0 0 -> 0x3f180000 0x00000000 +00411 rsqrt0.s 0x40360000 0x00000000 0x00000000 0 0 -> 0x3f170000 0x00000000 +00412 rsqrt0.s 0x40380000 0x00000000 0x00000000 0 0 -> 0x3f170000 0x00000000 +00413 rsqrt0.s 0x403a0000 0x00000000 0x00000000 0 0 -> 0x3f160000 0x00000000 +00414 rsqrt0.s 0x403c0000 0x00000000 0x00000000 0 0 -> 0x3f150000 0x00000000 +00415 rsqrt0.s 0x403e0000 0x00000000 0x00000000 0 0 -> 0x3f140000 0x00000000 +00416 rsqrt0.s 0x40400000 0x00000000 0x00000000 0 0 -> 0x3f130000 0x00000000 +00417 rsqrt0.s 0x40420000 0x00000000 0x00000000 0 0 -> 0x3f130000 0x00000000 +00418 rsqrt0.s 0x40440000 0x00000000 0x00000000 0 0 -> 0x3f120000 0x00000000 +00419 rsqrt0.s 0x40460000 0x00000000 0x00000000 0 0 -> 0x3f110000 0x00000000 +00420 rsqrt0.s 0x40480000 0x00000000 0x00000000 0 0 -> 0x3f100000 0x00000000 +00421 rsqrt0.s 0x404a0000 0x00000000 0x00000000 0 0 -> 0x3f100000 0x00000000 +00422 rsqrt0.s 0x404c0000 0x00000000 0x00000000 0 0 -> 0x3f0f0000 0x00000000 +00423 rsqrt0.s 0x404e0000 0x00000000 0x00000000 0 0 -> 0x3f0e0000 0x00000000 +00424 rsqrt0.s 0x40500000 0x00000000 0x00000000 0 0 -> 0x3f0e0000 0x00000000 +00425 rsqrt0.s 0x40520000 0x00000000 0x00000000 0 0 -> 0x3f0d0000 0x00000000 +00426 rsqrt0.s 0x40540000 0x00000000 0x00000000 0 0 -> 0x3f0c0000 0x00000000 +00427 rsqrt0.s 0x40560000 0x00000000 0x00000000 0 0 -> 0x3f0c0000 0x00000000 +00428 rsqrt0.s 0x40580000 0x00000000 0x00000000 0 0 -> 0x3f0b0000 0x00000000 +00429 rsqrt0.s 0x405a0000 0x00000000 0x00000000 0 0 -> 0x3f0a0000 0x00000000 +00430 rsqrt0.s 0x405c0000 0x00000000 0x00000000 0 0 -> 0x3f0a0000 0x00000000 +00431 rsqrt0.s 0x405e0000 0x00000000 0x00000000 0 0 -> 0x3f090000 0x00000000 +00432 rsqrt0.s 0x40600000 0x00000000 0x00000000 0 0 -> 0x3f090000 0x00000000 +00433 rsqrt0.s 0x40620000 0x00000000 0x00000000 0 0 -> 0x3f080000 0x00000000 +00434 rsqrt0.s 0x40640000 0x00000000 0x00000000 0 0 -> 0x3f070000 0x00000000 +00435 rsqrt0.s 0x40660000 0x00000000 0x00000000 0 0 -> 0x3f070000 0x00000000 +00436 rsqrt0.s 0x40680000 0x00000000 0x00000000 0 0 -> 0x3f060000 0x00000000 +00437 rsqrt0.s 0x406a0000 0x00000000 0x00000000 0 0 -> 0x3f060000 0x00000000 +00438 rsqrt0.s 0x406c0000 0x00000000 0x00000000 0 0 -> 0x3f050000 0x00000000 +00439 rsqrt0.s 0x406e0000 0x00000000 0x00000000 0 0 -> 0x3f040000 0x00000000 +00440 rsqrt0.s 0x40700000 0x00000000 0x00000000 0 0 -> 0x3f040000 0x00000000 +00441 rsqrt0.s 0x40720000 0x00000000 0x00000000 0 0 -> 0x3f030000 0x00000000 +00442 rsqrt0.s 0x40740000 0x00000000 0x00000000 0 0 -> 0x3f030000 0x00000000 +00443 rsqrt0.s 0x40760000 0x00000000 0x00000000 0 0 -> 0x3f020000 0x00000000 +00444 rsqrt0.s 0x40780000 0x00000000 0x00000000 0 0 -> 0x3f020000 0x00000000 +00445 rsqrt0.s 0x407a0000 0x00000000 0x00000000 0 0 -> 0x3f010000 0x00000000 +00446 rsqrt0.s 0x407c0000 0x00000000 0x00000000 0 0 -> 0x3f010000 0x00000000 +00447 rsqrt0.s 0x407e0000 0x00000000 0x00000000 0 0 -> 0x3f000000 0x00000000 +00448 rsqrt0.s 0x40800000 0x00000000 0x00000000 0 0 -> 0x3eff0000 0x00000000 +00449 rsqrt0.s 0x40820000 0x00000000 0x00000000 0 0 -> 0x3efd0000 0x00000000 +00450 rsqrt0.s 0x40840000 0x00000000 0x00000000 0 0 -> 0x3efb0000 0x00000000 +00451 rsqrt0.s 0x40860000 0x00000000 0x00000000 0 0 -> 0x3ef90000 0x00000000 +00452 rsqrt0.s 0x40880000 0x00000000 0x00000000 0 0 -> 0x3ef70000 0x00000000 +00453 rsqrt0.s 0x408a0000 0x00000000 0x00000000 0 0 -> 0x3ef60000 0x00000000 +00454 rsqrt0.s 0x408c0000 0x00000000 0x00000000 0 0 -> 0x3ef40000 0x00000000 +00455 rsqrt0.s 0x408e0000 0x00000000 0x00000000 0 0 -> 0x3ef20000 0x00000000 +00456 rsqrt0.s 0x40900000 0x00000000 0x00000000 0 0 -> 0x3ef10000 0x00000000 +00457 rsqrt0.s 0x40920000 0x00000000 0x00000000 0 0 -> 0x3eef0000 0x00000000 +00458 rsqrt0.s 0x40940000 0x00000000 0x00000000 0 0 -> 0x3eed0000 0x00000000 +00459 rsqrt0.s 0x40960000 0x00000000 0x00000000 0 0 -> 0x3eec0000 0x00000000 +00460 rsqrt0.s 0x40980000 0x00000000 0x00000000 0 0 -> 0x3eea0000 0x00000000 +00461 rsqrt0.s 0x409a0000 0x00000000 0x00000000 0 0 -> 0x3ee90000 0x00000000 +00462 rsqrt0.s 0x409c0000 0x00000000 0x00000000 0 0 -> 0x3ee70000 0x00000000 +00463 rsqrt0.s 0x409e0000 0x00000000 0x00000000 0 0 -> 0x3ee60000 0x00000000 +00464 rsqrt0.s 0x40a00000 0x00000000 0x00000000 0 0 -> 0x3ee40000 0x00000000 +00465 rsqrt0.s 0x40a20000 0x00000000 0x00000000 0 0 -> 0x3ee30000 0x00000000 +00466 rsqrt0.s 0x40a40000 0x00000000 0x00000000 0 0 -> 0x3ee10000 0x00000000 +00467 rsqrt0.s 0x40a60000 0x00000000 0x00000000 0 0 -> 0x3ee00000 0x00000000 +00468 rsqrt0.s 0x40a80000 0x00000000 0x00000000 0 0 -> 0x3edf0000 0x00000000 +00469 rsqrt0.s 0x40aa0000 0x00000000 0x00000000 0 0 -> 0x3edd0000 0x00000000 +00470 rsqrt0.s 0x40ac0000 0x00000000 0x00000000 0 0 -> 0x3edc0000 0x00000000 +00471 rsqrt0.s 0x40ae0000 0x00000000 0x00000000 0 0 -> 0x3edb0000 0x00000000 +00472 rsqrt0.s 0x40b00000 0x00000000 0x00000000 0 0 -> 0x3eda0000 0x00000000 +00473 rsqrt0.s 0x40b20000 0x00000000 0x00000000 0 0 -> 0x3ed80000 0x00000000 +00474 rsqrt0.s 0x40b40000 0x00000000 0x00000000 0 0 -> 0x3ed70000 0x00000000 +00475 rsqrt0.s 0x40b60000 0x00000000 0x00000000 0 0 -> 0x3ed60000 0x00000000 +00476 rsqrt0.s 0x40b80000 0x00000000 0x00000000 0 0 -> 0x3ed50000 0x00000000 +00477 rsqrt0.s 0x40ba0000 0x00000000 0x00000000 0 0 -> 0x3ed40000 0x00000000 +00478 rsqrt0.s 0x40bc0000 0x00000000 0x00000000 0 0 -> 0x3ed30000 0x00000000 +00479 rsqrt0.s 0x40be0000 0x00000000 0x00000000 0 0 -> 0x3ed20000 0x00000000 +00480 rsqrt0.s 0x40c00000 0x00000000 0x00000000 0 0 -> 0x3ed00000 0x00000000 +00481 rsqrt0.s 0x40c20000 0x00000000 0x00000000 0 0 -> 0x3ecf0000 0x00000000 +00482 rsqrt0.s 0x40c40000 0x00000000 0x00000000 0 0 -> 0x3ece0000 0x00000000 +00483 rsqrt0.s 0x40c60000 0x00000000 0x00000000 0 0 -> 0x3ecd0000 0x00000000 +00484 rsqrt0.s 0x40c80000 0x00000000 0x00000000 0 0 -> 0x3ecc0000 0x00000000 +00485 rsqrt0.s 0x40ca0000 0x00000000 0x00000000 0 0 -> 0x3ecb0000 0x00000000 +00486 rsqrt0.s 0x40cc0000 0x00000000 0x00000000 0 0 -> 0x3eca0000 0x00000000 +00487 rsqrt0.s 0x40ce0000 0x00000000 0x00000000 0 0 -> 0x3ec90000 0x00000000 +00488 rsqrt0.s 0x40d00000 0x00000000 0x00000000 0 0 -> 0x3ec80000 0x00000000 +00489 rsqrt0.s 0x40d20000 0x00000000 0x00000000 0 0 -> 0x3ec70000 0x00000000 +00490 rsqrt0.s 0x40d40000 0x00000000 0x00000000 0 0 -> 0x3ec60000 0x00000000 +00491 rsqrt0.s 0x40d60000 0x00000000 0x00000000 0 0 -> 0x3ec60000 0x00000000 +00492 rsqrt0.s 0x40d80000 0x00000000 0x00000000 0 0 -> 0x3ec50000 0x00000000 +00493 rsqrt0.s 0x40da0000 0x00000000 0x00000000 0 0 -> 0x3ec40000 0x00000000 +00494 rsqrt0.s 0x40dc0000 0x00000000 0x00000000 0 0 -> 0x3ec30000 0x00000000 +00495 rsqrt0.s 0x40de0000 0x00000000 0x00000000 0 0 -> 0x3ec20000 0x00000000 +00496 rsqrt0.s 0x40e00000 0x00000000 0x00000000 0 0 -> 0x3ec10000 0x00000000 +00497 rsqrt0.s 0x40e20000 0x00000000 0x00000000 0 0 -> 0x3ec00000 0x00000000 +00498 rsqrt0.s 0x40e40000 0x00000000 0x00000000 0 0 -> 0x3ebf0000 0x00000000 +00499 rsqrt0.s 0x40e60000 0x00000000 0x00000000 0 0 -> 0x3ebf0000 0x00000000 +00500 rsqrt0.s 0x40e80000 0x00000000 0x00000000 0 0 -> 0x3ebe0000 0x00000000 +00501 rsqrt0.s 0x40ea0000 0x00000000 0x00000000 0 0 -> 0x3ebd0000 0x00000000 +00502 rsqrt0.s 0x40ec0000 0x00000000 0x00000000 0 0 -> 0x3ebc0000 0x00000000 +00503 rsqrt0.s 0x40ee0000 0x00000000 0x00000000 0 0 -> 0x3ebb0000 0x00000000 +00504 rsqrt0.s 0x40f00000 0x00000000 0x00000000 0 0 -> 0x3ebb0000 0x00000000 +00505 rsqrt0.s 0x40f20000 0x00000000 0x00000000 0 0 -> 0x3eba0000 0x00000000 +00506 rsqrt0.s 0x40f40000 0x00000000 0x00000000 0 0 -> 0x3eb90000 0x00000000 +00507 rsqrt0.s 0x40f60000 0x00000000 0x00000000 0 0 -> 0x3eb80000 0x00000000 +00508 rsqrt0.s 0x40f80000 0x00000000 0x00000000 0 0 -> 0x3eb80000 0x00000000 +00509 rsqrt0.s 0x40fa0000 0x00000000 0x00000000 0 0 -> 0x3eb70000 0x00000000 +00510 rsqrt0.s 0x40fc0000 0x00000000 0x00000000 0 0 -> 0x3eb60000 0x00000000 +00511 rsqrt0.s 0x40fe0000 0x00000000 0x00000000 0 0 -> 0x3eb50000 0x00000000 +00512 sqrt0.s 0x3f000000 0x00000000 0x00000000 0 0 -> 0x3f340000 0x00000000 +00513 sqrt0.s 0x3f020000 0x00000000 0x00000000 0 0 -> 0x3f330000 0x00000000 +00514 sqrt0.s 0x3f040000 0x00000000 0x00000000 0 0 -> 0x3f320000 0x00000000 +00515 sqrt0.s 0x3f060000 0x00000000 0x00000000 0 0 -> 0x3f300000 0x00000000 +00516 sqrt0.s 0x3f080000 0x00000000 0x00000000 0 0 -> 0x3f2f0000 0x00000000 +00517 sqrt0.s 0x3f0a0000 0x00000000 0x00000000 0 0 -> 0x3f2e0000 0x00000000 +00518 sqrt0.s 0x3f0c0000 0x00000000 0x00000000 0 0 -> 0x3f2c0000 0x00000000 +00519 sqrt0.s 0x3f0e0000 0x00000000 0x00000000 0 0 -> 0x3f2b0000 0x00000000 +00520 sqrt0.s 0x3f100000 0x00000000 0x00000000 0 0 -> 0x3f2a0000 0x00000000 +00521 sqrt0.s 0x3f120000 0x00000000 0x00000000 0 0 -> 0x3f290000 0x00000000 +00522 sqrt0.s 0x3f140000 0x00000000 0x00000000 0 0 -> 0x3f280000 0x00000000 +00523 sqrt0.s 0x3f160000 0x00000000 0x00000000 0 0 -> 0x3f270000 0x00000000 +00524 sqrt0.s 0x3f180000 0x00000000 0x00000000 0 0 -> 0x3f260000 0x00000000 +00525 sqrt0.s 0x3f1a0000 0x00000000 0x00000000 0 0 -> 0x3f250000 0x00000000 +00526 sqrt0.s 0x3f1c0000 0x00000000 0x00000000 0 0 -> 0x3f230000 0x00000000 +00527 sqrt0.s 0x3f1e0000 0x00000000 0x00000000 0 0 -> 0x3f220000 0x00000000 +00528 sqrt0.s 0x3f200000 0x00000000 0x00000000 0 0 -> 0x3f210000 0x00000000 +00529 sqrt0.s 0x3f220000 0x00000000 0x00000000 0 0 -> 0x3f200000 0x00000000 +00530 sqrt0.s 0x3f240000 0x00000000 0x00000000 0 0 -> 0x3f1f0000 0x00000000 +00531 sqrt0.s 0x3f260000 0x00000000 0x00000000 0 0 -> 0x3f1e0000 0x00000000 +00532 sqrt0.s 0x3f280000 0x00000000 0x00000000 0 0 -> 0x3f1e0000 0x00000000 +00533 sqrt0.s 0x3f2a0000 0x00000000 0x00000000 0 0 -> 0x3f1d0000 0x00000000 +00534 sqrt0.s 0x3f2c0000 0x00000000 0x00000000 0 0 -> 0x3f1c0000 0x00000000 +00535 sqrt0.s 0x3f2e0000 0x00000000 0x00000000 0 0 -> 0x3f1b0000 0x00000000 +00536 sqrt0.s 0x3f300000 0x00000000 0x00000000 0 0 -> 0x3f1a0000 0x00000000 +00537 sqrt0.s 0x3f320000 0x00000000 0x00000000 0 0 -> 0x3f190000 0x00000000 +00538 sqrt0.s 0x3f340000 0x00000000 0x00000000 0 0 -> 0x3f180000 0x00000000 +00539 sqrt0.s 0x3f360000 0x00000000 0x00000000 0 0 -> 0x3f170000 0x00000000 +00540 sqrt0.s 0x3f380000 0x00000000 0x00000000 0 0 -> 0x3f170000 0x00000000 +00541 sqrt0.s 0x3f3a0000 0x00000000 0x00000000 0 0 -> 0x3f160000 0x00000000 +00542 sqrt0.s 0x3f3c0000 0x00000000 0x00000000 0 0 -> 0x3f150000 0x00000000 +00543 sqrt0.s 0x3f3e0000 0x00000000 0x00000000 0 0 -> 0x3f140000 0x00000000 +00544 sqrt0.s 0x3f400000 0x00000000 0x00000000 0 0 -> 0x3f130000 0x00000000 +00545 sqrt0.s 0x3f420000 0x00000000 0x00000000 0 0 -> 0x3f130000 0x00000000 +00546 sqrt0.s 0x3f440000 0x00000000 0x00000000 0 0 -> 0x3f120000 0x00000000 +00547 sqrt0.s 0x3f460000 0x00000000 0x00000000 0 0 -> 0x3f110000 0x00000000 +00548 sqrt0.s 0x3f480000 0x00000000 0x00000000 0 0 -> 0x3f100000 0x00000000 +00549 sqrt0.s 0x3f4a0000 0x00000000 0x00000000 0 0 -> 0x3f100000 0x00000000 +00550 sqrt0.s 0x3f4c0000 0x00000000 0x00000000 0 0 -> 0x3f0f0000 0x00000000 +00551 sqrt0.s 0x3f4e0000 0x00000000 0x00000000 0 0 -> 0x3f0e0000 0x00000000 +00552 sqrt0.s 0x3f500000 0x00000000 0x00000000 0 0 -> 0x3f0e0000 0x00000000 +00553 sqrt0.s 0x3f520000 0x00000000 0x00000000 0 0 -> 0x3f0d0000 0x00000000 +00554 sqrt0.s 0x3f540000 0x00000000 0x00000000 0 0 -> 0x3f0c0000 0x00000000 +00555 sqrt0.s 0x3f560000 0x00000000 0x00000000 0 0 -> 0x3f0c0000 0x00000000 +00556 sqrt0.s 0x3f580000 0x00000000 0x00000000 0 0 -> 0x3f0b0000 0x00000000 +00557 sqrt0.s 0x3f5a0000 0x00000000 0x00000000 0 0 -> 0x3f0a0000 0x00000000 +00558 sqrt0.s 0x3f5c0000 0x00000000 0x00000000 0 0 -> 0x3f0a0000 0x00000000 +00559 sqrt0.s 0x3f5e0000 0x00000000 0x00000000 0 0 -> 0x3f090000 0x00000000 +00560 sqrt0.s 0x3f600000 0x00000000 0x00000000 0 0 -> 0x3f090000 0x00000000 +00561 sqrt0.s 0x3f620000 0x00000000 0x00000000 0 0 -> 0x3f080000 0x00000000 +00562 sqrt0.s 0x3f640000 0x00000000 0x00000000 0 0 -> 0x3f070000 0x00000000 +00563 sqrt0.s 0x3f660000 0x00000000 0x00000000 0 0 -> 0x3f070000 0x00000000 +00564 sqrt0.s 0x3f680000 0x00000000 0x00000000 0 0 -> 0x3f060000 0x00000000 +00565 sqrt0.s 0x3f6a0000 0x00000000 0x00000000 0 0 -> 0x3f060000 0x00000000 +00566 sqrt0.s 0x3f6c0000 0x00000000 0x00000000 0 0 -> 0x3f050000 0x00000000 +00567 sqrt0.s 0x3f6e0000 0x00000000 0x00000000 0 0 -> 0x3f040000 0x00000000 +00568 sqrt0.s 0x3f700000 0x00000000 0x00000000 0 0 -> 0x3f040000 0x00000000 +00569 sqrt0.s 0x3f720000 0x00000000 0x00000000 0 0 -> 0x3f030000 0x00000000 +00570 sqrt0.s 0x3f740000 0x00000000 0x00000000 0 0 -> 0x3f030000 0x00000000 +00571 sqrt0.s 0x3f760000 0x00000000 0x00000000 0 0 -> 0x3f020000 0x00000000 +00572 sqrt0.s 0x3f780000 0x00000000 0x00000000 0 0 -> 0x3f020000 0x00000000 +00573 sqrt0.s 0x3f7a0000 0x00000000 0x00000000 0 0 -> 0x3f010000 0x00000000 +00574 sqrt0.s 0x3f7c0000 0x00000000 0x00000000 0 0 -> 0x3f010000 0x00000000 +00575 sqrt0.s 0x3f7e0000 0x00000000 0x00000000 0 0 -> 0x3f000000 0x00000000 +00576 sqrt0.s 0x3f800000 0x00000000 0x00000000 0 0 -> 0x3f7f0000 0x00000000 +00577 sqrt0.s 0x3f820000 0x00000000 0x00000000 0 0 -> 0x3f7d0000 0x00000000 +00578 sqrt0.s 0x3f840000 0x00000000 0x00000000 0 0 -> 0x3f7b0000 0x00000000 +00579 sqrt0.s 0x3f860000 0x00000000 0x00000000 0 0 -> 0x3f790000 0x00000000 +00580 sqrt0.s 0x3f880000 0x00000000 0x00000000 0 0 -> 0x3f770000 0x00000000 +00581 sqrt0.s 0x3f8a0000 0x00000000 0x00000000 0 0 -> 0x3f760000 0x00000000 +00582 sqrt0.s 0x3f8c0000 0x00000000 0x00000000 0 0 -> 0x3f740000 0x00000000 +00583 sqrt0.s 0x3f8e0000 0x00000000 0x00000000 0 0 -> 0x3f720000 0x00000000 +00584 sqrt0.s 0x3f900000 0x00000000 0x00000000 0 0 -> 0x3f710000 0x00000000 +00585 sqrt0.s 0x3f920000 0x00000000 0x00000000 0 0 -> 0x3f6f0000 0x00000000 +00586 sqrt0.s 0x3f940000 0x00000000 0x00000000 0 0 -> 0x3f6d0000 0x00000000 +00587 sqrt0.s 0x3f960000 0x00000000 0x00000000 0 0 -> 0x3f6c0000 0x00000000 +00588 sqrt0.s 0x3f980000 0x00000000 0x00000000 0 0 -> 0x3f6a0000 0x00000000 +00589 sqrt0.s 0x3f9a0000 0x00000000 0x00000000 0 0 -> 0x3f690000 0x00000000 +00590 sqrt0.s 0x3f9c0000 0x00000000 0x00000000 0 0 -> 0x3f670000 0x00000000 +00591 sqrt0.s 0x3f9e0000 0x00000000 0x00000000 0 0 -> 0x3f660000 0x00000000 +00592 sqrt0.s 0x3fa00000 0x00000000 0x00000000 0 0 -> 0x3f640000 0x00000000 +00593 sqrt0.s 0x3fa20000 0x00000000 0x00000000 0 0 -> 0x3f630000 0x00000000 +00594 sqrt0.s 0x3fa40000 0x00000000 0x00000000 0 0 -> 0x3f610000 0x00000000 +00595 sqrt0.s 0x3fa60000 0x00000000 0x00000000 0 0 -> 0x3f600000 0x00000000 +00596 sqrt0.s 0x3fa80000 0x00000000 0x00000000 0 0 -> 0x3f5f0000 0x00000000 +00597 sqrt0.s 0x3faa0000 0x00000000 0x00000000 0 0 -> 0x3f5d0000 0x00000000 +00598 sqrt0.s 0x3fac0000 0x00000000 0x00000000 0 0 -> 0x3f5c0000 0x00000000 +00599 sqrt0.s 0x3fae0000 0x00000000 0x00000000 0 0 -> 0x3f5b0000 0x00000000 +00600 sqrt0.s 0x3fb00000 0x00000000 0x00000000 0 0 -> 0x3f5a0000 0x00000000 +00601 sqrt0.s 0x3fb20000 0x00000000 0x00000000 0 0 -> 0x3f580000 0x00000000 +00602 sqrt0.s 0x3fb40000 0x00000000 0x00000000 0 0 -> 0x3f570000 0x00000000 +00603 sqrt0.s 0x3fb60000 0x00000000 0x00000000 0 0 -> 0x3f560000 0x00000000 +00604 sqrt0.s 0x3fb80000 0x00000000 0x00000000 0 0 -> 0x3f550000 0x00000000 +00605 sqrt0.s 0x3fba0000 0x00000000 0x00000000 0 0 -> 0x3f540000 0x00000000 +00606 sqrt0.s 0x3fbc0000 0x00000000 0x00000000 0 0 -> 0x3f530000 0x00000000 +00607 sqrt0.s 0x3fbe0000 0x00000000 0x00000000 0 0 -> 0x3f520000 0x00000000 +00608 sqrt0.s 0x3fc00000 0x00000000 0x00000000 0 0 -> 0x3f500000 0x00000000 +00609 sqrt0.s 0x3fc20000 0x00000000 0x00000000 0 0 -> 0x3f4f0000 0x00000000 +00610 sqrt0.s 0x3fc40000 0x00000000 0x00000000 0 0 -> 0x3f4e0000 0x00000000 +00611 sqrt0.s 0x3fc60000 0x00000000 0x00000000 0 0 -> 0x3f4d0000 0x00000000 +00612 sqrt0.s 0x3fc80000 0x00000000 0x00000000 0 0 -> 0x3f4c0000 0x00000000 +00613 sqrt0.s 0x3fca0000 0x00000000 0x00000000 0 0 -> 0x3f4b0000 0x00000000 +00614 sqrt0.s 0x3fcc0000 0x00000000 0x00000000 0 0 -> 0x3f4a0000 0x00000000 +00615 sqrt0.s 0x3fce0000 0x00000000 0x00000000 0 0 -> 0x3f490000 0x00000000 +00616 sqrt0.s 0x3fd00000 0x00000000 0x00000000 0 0 -> 0x3f480000 0x00000000 +00617 sqrt0.s 0x3fd20000 0x00000000 0x00000000 0 0 -> 0x3f470000 0x00000000 +00618 sqrt0.s 0x3fd40000 0x00000000 0x00000000 0 0 -> 0x3f460000 0x00000000 +00619 sqrt0.s 0x3fd60000 0x00000000 0x00000000 0 0 -> 0x3f460000 0x00000000 +00620 sqrt0.s 0x3fd80000 0x00000000 0x00000000 0 0 -> 0x3f450000 0x00000000 +00621 sqrt0.s 0x3fda0000 0x00000000 0x00000000 0 0 -> 0x3f440000 0x00000000 +00622 sqrt0.s 0x3fdc0000 0x00000000 0x00000000 0 0 -> 0x3f430000 0x00000000 +00623 sqrt0.s 0x3fde0000 0x00000000 0x00000000 0 0 -> 0x3f420000 0x00000000 +00624 sqrt0.s 0x3fe00000 0x00000000 0x00000000 0 0 -> 0x3f410000 0x00000000 +00625 sqrt0.s 0x3fe20000 0x00000000 0x00000000 0 0 -> 0x3f400000 0x00000000 +00626 sqrt0.s 0x3fe40000 0x00000000 0x00000000 0 0 -> 0x3f3f0000 0x00000000 +00627 sqrt0.s 0x3fe60000 0x00000000 0x00000000 0 0 -> 0x3f3f0000 0x00000000 +00628 sqrt0.s 0x3fe80000 0x00000000 0x00000000 0 0 -> 0x3f3e0000 0x00000000 +00629 sqrt0.s 0x3fea0000 0x00000000 0x00000000 0 0 -> 0x3f3d0000 0x00000000 +00630 sqrt0.s 0x3fec0000 0x00000000 0x00000000 0 0 -> 0x3f3c0000 0x00000000 +00631 sqrt0.s 0x3fee0000 0x00000000 0x00000000 0 0 -> 0x3f3b0000 0x00000000 +00632 sqrt0.s 0x3ff00000 0x00000000 0x00000000 0 0 -> 0x3f3b0000 0x00000000 +00633 sqrt0.s 0x3ff20000 0x00000000 0x00000000 0 0 -> 0x3f3a0000 0x00000000 +00634 sqrt0.s 0x3ff40000 0x00000000 0x00000000 0 0 -> 0x3f390000 0x00000000 +00635 sqrt0.s 0x3ff60000 0x00000000 0x00000000 0 0 -> 0x3f380000 0x00000000 +00636 sqrt0.s 0x3ff80000 0x00000000 0x00000000 0 0 -> 0x3f380000 0x00000000 +00637 sqrt0.s 0x3ffa0000 0x00000000 0x00000000 0 0 -> 0x3f370000 0x00000000 +00638 sqrt0.s 0x3ffc0000 0x00000000 0x00000000 0 0 -> 0x3f360000 0x00000000 +00639 sqrt0.s 0x3ffe0000 0x00000000 0x00000000 0 0 -> 0x3f350000 0x00000000 +00640 sqrt0.s 0x40000000 0x00000000 0x00000000 0 0 -> 0x3f340000 0x00000000 +00641 sqrt0.s 0x40020000 0x00000000 0x00000000 0 0 -> 0x3f330000 0x00000000 +00642 sqrt0.s 0x40040000 0x00000000 0x00000000 0 0 -> 0x3f320000 0x00000000 +00643 sqrt0.s 0x40060000 0x00000000 0x00000000 0 0 -> 0x3f300000 0x00000000 +00644 sqrt0.s 0x40080000 0x00000000 0x00000000 0 0 -> 0x3f2f0000 0x00000000 +00645 sqrt0.s 0x400a0000 0x00000000 0x00000000 0 0 -> 0x3f2e0000 0x00000000 +00646 sqrt0.s 0x400c0000 0x00000000 0x00000000 0 0 -> 0x3f2c0000 0x00000000 +00647 sqrt0.s 0x400e0000 0x00000000 0x00000000 0 0 -> 0x3f2b0000 0x00000000 +00648 sqrt0.s 0x40100000 0x00000000 0x00000000 0 0 -> 0x3f2a0000 0x00000000 +00649 sqrt0.s 0x40120000 0x00000000 0x00000000 0 0 -> 0x3f290000 0x00000000 +00650 sqrt0.s 0x40140000 0x00000000 0x00000000 0 0 -> 0x3f280000 0x00000000 +00651 sqrt0.s 0x40160000 0x00000000 0x00000000 0 0 -> 0x3f270000 0x00000000 +00652 sqrt0.s 0x40180000 0x00000000 0x00000000 0 0 -> 0x3f260000 0x00000000 +00653 sqrt0.s 0x401a0000 0x00000000 0x00000000 0 0 -> 0x3f250000 0x00000000 +00654 sqrt0.s 0x401c0000 0x00000000 0x00000000 0 0 -> 0x3f230000 0x00000000 +00655 sqrt0.s 0x401e0000 0x00000000 0x00000000 0 0 -> 0x3f220000 0x00000000 +00656 sqrt0.s 0x40200000 0x00000000 0x00000000 0 0 -> 0x3f210000 0x00000000 +00657 sqrt0.s 0x40220000 0x00000000 0x00000000 0 0 -> 0x3f200000 0x00000000 +00658 sqrt0.s 0x40240000 0x00000000 0x00000000 0 0 -> 0x3f1f0000 0x00000000 +00659 sqrt0.s 0x40260000 0x00000000 0x00000000 0 0 -> 0x3f1e0000 0x00000000 +00660 sqrt0.s 0x40280000 0x00000000 0x00000000 0 0 -> 0x3f1e0000 0x00000000 +00661 sqrt0.s 0x402a0000 0x00000000 0x00000000 0 0 -> 0x3f1d0000 0x00000000 +00662 sqrt0.s 0x402c0000 0x00000000 0x00000000 0 0 -> 0x3f1c0000 0x00000000 +00663 sqrt0.s 0x402e0000 0x00000000 0x00000000 0 0 -> 0x3f1b0000 0x00000000 +00664 sqrt0.s 0x40300000 0x00000000 0x00000000 0 0 -> 0x3f1a0000 0x00000000 +00665 sqrt0.s 0x40320000 0x00000000 0x00000000 0 0 -> 0x3f190000 0x00000000 +00666 sqrt0.s 0x40340000 0x00000000 0x00000000 0 0 -> 0x3f180000 0x00000000 +00667 sqrt0.s 0x40360000 0x00000000 0x00000000 0 0 -> 0x3f170000 0x00000000 +00668 sqrt0.s 0x40380000 0x00000000 0x00000000 0 0 -> 0x3f170000 0x00000000 +00669 sqrt0.s 0x403a0000 0x00000000 0x00000000 0 0 -> 0x3f160000 0x00000000 +00670 sqrt0.s 0x403c0000 0x00000000 0x00000000 0 0 -> 0x3f150000 0x00000000 +00671 sqrt0.s 0x403e0000 0x00000000 0x00000000 0 0 -> 0x3f140000 0x00000000 +00672 sqrt0.s 0x40400000 0x00000000 0x00000000 0 0 -> 0x3f130000 0x00000000 +00673 sqrt0.s 0x40420000 0x00000000 0x00000000 0 0 -> 0x3f130000 0x00000000 +00674 sqrt0.s 0x40440000 0x00000000 0x00000000 0 0 -> 0x3f120000 0x00000000 +00675 sqrt0.s 0x40460000 0x00000000 0x00000000 0 0 -> 0x3f110000 0x00000000 +00676 sqrt0.s 0x40480000 0x00000000 0x00000000 0 0 -> 0x3f100000 0x00000000 +00677 sqrt0.s 0x404a0000 0x00000000 0x00000000 0 0 -> 0x3f100000 0x00000000 +00678 sqrt0.s 0x404c0000 0x00000000 0x00000000 0 0 -> 0x3f0f0000 0x00000000 +00679 sqrt0.s 0x404e0000 0x00000000 0x00000000 0 0 -> 0x3f0e0000 0x00000000 +00680 sqrt0.s 0x40500000 0x00000000 0x00000000 0 0 -> 0x3f0e0000 0x00000000 +00681 sqrt0.s 0x40520000 0x00000000 0x00000000 0 0 -> 0x3f0d0000 0x00000000 +00682 sqrt0.s 0x40540000 0x00000000 0x00000000 0 0 -> 0x3f0c0000 0x00000000 +00683 sqrt0.s 0x40560000 0x00000000 0x00000000 0 0 -> 0x3f0c0000 0x00000000 +00684 sqrt0.s 0x40580000 0x00000000 0x00000000 0 0 -> 0x3f0b0000 0x00000000 +00685 sqrt0.s 0x405a0000 0x00000000 0x00000000 0 0 -> 0x3f0a0000 0x00000000 +00686 sqrt0.s 0x405c0000 0x00000000 0x00000000 0 0 -> 0x3f0a0000 0x00000000 +00687 sqrt0.s 0x405e0000 0x00000000 0x00000000 0 0 -> 0x3f090000 0x00000000 +00688 sqrt0.s 0x40600000 0x00000000 0x00000000 0 0 -> 0x3f090000 0x00000000 +00689 sqrt0.s 0x40620000 0x00000000 0x00000000 0 0 -> 0x3f080000 0x00000000 +00690 sqrt0.s 0x40640000 0x00000000 0x00000000 0 0 -> 0x3f070000 0x00000000 +00691 sqrt0.s 0x40660000 0x00000000 0x00000000 0 0 -> 0x3f070000 0x00000000 +00692 sqrt0.s 0x40680000 0x00000000 0x00000000 0 0 -> 0x3f060000 0x00000000 +00693 sqrt0.s 0x406a0000 0x00000000 0x00000000 0 0 -> 0x3f060000 0x00000000 +00694 sqrt0.s 0x406c0000 0x00000000 0x00000000 0 0 -> 0x3f050000 0x00000000 +00695 sqrt0.s 0x406e0000 0x00000000 0x00000000 0 0 -> 0x3f040000 0x00000000 +00696 sqrt0.s 0x40700000 0x00000000 0x00000000 0 0 -> 0x3f040000 0x00000000 +00697 sqrt0.s 0x40720000 0x00000000 0x00000000 0 0 -> 0x3f030000 0x00000000 +00698 sqrt0.s 0x40740000 0x00000000 0x00000000 0 0 -> 0x3f030000 0x00000000 +00699 sqrt0.s 0x40760000 0x00000000 0x00000000 0 0 -> 0x3f020000 0x00000000 +00700 sqrt0.s 0x40780000 0x00000000 0x00000000 0 0 -> 0x3f020000 0x00000000 +00701 sqrt0.s 0x407a0000 0x00000000 0x00000000 0 0 -> 0x3f010000 0x00000000 +00702 sqrt0.s 0x407c0000 0x00000000 0x00000000 0 0 -> 0x3f010000 0x00000000 +00703 sqrt0.s 0x407e0000 0x00000000 0x00000000 0 0 -> 0x3f000000 0x00000000 +00704 sqrt0.s 0x40800000 0x00000000 0x00000000 0 0 -> 0x3f7f0000 0x00000000 +00705 sqrt0.s 0x40820000 0x00000000 0x00000000 0 0 -> 0x3f7d0000 0x00000000 +00706 sqrt0.s 0x40840000 0x00000000 0x00000000 0 0 -> 0x3f7b0000 0x00000000 +00707 sqrt0.s 0x40860000 0x00000000 0x00000000 0 0 -> 0x3f790000 0x00000000 +00708 sqrt0.s 0x40880000 0x00000000 0x00000000 0 0 -> 0x3f770000 0x00000000 +00709 sqrt0.s 0x408a0000 0x00000000 0x00000000 0 0 -> 0x3f760000 0x00000000 +00710 sqrt0.s 0x408c0000 0x00000000 0x00000000 0 0 -> 0x3f740000 0x00000000 +00711 sqrt0.s 0x408e0000 0x00000000 0x00000000 0 0 -> 0x3f720000 0x00000000 +00712 sqrt0.s 0x40900000 0x00000000 0x00000000 0 0 -> 0x3f710000 0x00000000 +00713 sqrt0.s 0x40920000 0x00000000 0x00000000 0 0 -> 0x3f6f0000 0x00000000 +00714 sqrt0.s 0x40940000 0x00000000 0x00000000 0 0 -> 0x3f6d0000 0x00000000 +00715 sqrt0.s 0x40960000 0x00000000 0x00000000 0 0 -> 0x3f6c0000 0x00000000 +00716 sqrt0.s 0x40980000 0x00000000 0x00000000 0 0 -> 0x3f6a0000 0x00000000 +00717 sqrt0.s 0x409a0000 0x00000000 0x00000000 0 0 -> 0x3f690000 0x00000000 +00718 sqrt0.s 0x409c0000 0x00000000 0x00000000 0 0 -> 0x3f670000 0x00000000 +00719 sqrt0.s 0x409e0000 0x00000000 0x00000000 0 0 -> 0x3f660000 0x00000000 +00720 sqrt0.s 0x40a00000 0x00000000 0x00000000 0 0 -> 0x3f640000 0x00000000 +00721 sqrt0.s 0x40a20000 0x00000000 0x00000000 0 0 -> 0x3f630000 0x00000000 +00722 sqrt0.s 0x40a40000 0x00000000 0x00000000 0 0 -> 0x3f610000 0x00000000 +00723 sqrt0.s 0x40a60000 0x00000000 0x00000000 0 0 -> 0x3f600000 0x00000000 +00724 sqrt0.s 0x40a80000 0x00000000 0x00000000 0 0 -> 0x3f5f0000 0x00000000 +00725 sqrt0.s 0x40aa0000 0x00000000 0x00000000 0 0 -> 0x3f5d0000 0x00000000 +00726 sqrt0.s 0x40ac0000 0x00000000 0x00000000 0 0 -> 0x3f5c0000 0x00000000 +00727 sqrt0.s 0x40ae0000 0x00000000 0x00000000 0 0 -> 0x3f5b0000 0x00000000 +00728 sqrt0.s 0x40b00000 0x00000000 0x00000000 0 0 -> 0x3f5a0000 0x00000000 +00729 sqrt0.s 0x40b20000 0x00000000 0x00000000 0 0 -> 0x3f580000 0x00000000 +00730 sqrt0.s 0x40b40000 0x00000000 0x00000000 0 0 -> 0x3f570000 0x00000000 +00731 sqrt0.s 0x40b60000 0x00000000 0x00000000 0 0 -> 0x3f560000 0x00000000 +00732 sqrt0.s 0x40b80000 0x00000000 0x00000000 0 0 -> 0x3f550000 0x00000000 +00733 sqrt0.s 0x40ba0000 0x00000000 0x00000000 0 0 -> 0x3f540000 0x00000000 +00734 sqrt0.s 0x40bc0000 0x00000000 0x00000000 0 0 -> 0x3f530000 0x00000000 +00735 sqrt0.s 0x40be0000 0x00000000 0x00000000 0 0 -> 0x3f520000 0x00000000 +00736 sqrt0.s 0x40c00000 0x00000000 0x00000000 0 0 -> 0x3f500000 0x00000000 +00737 sqrt0.s 0x40c20000 0x00000000 0x00000000 0 0 -> 0x3f4f0000 0x00000000 +00738 sqrt0.s 0x40c40000 0x00000000 0x00000000 0 0 -> 0x3f4e0000 0x00000000 +00739 sqrt0.s 0x40c60000 0x00000000 0x00000000 0 0 -> 0x3f4d0000 0x00000000 +00740 sqrt0.s 0x40c80000 0x00000000 0x00000000 0 0 -> 0x3f4c0000 0x00000000 +00741 sqrt0.s 0x40ca0000 0x00000000 0x00000000 0 0 -> 0x3f4b0000 0x00000000 +00742 sqrt0.s 0x40cc0000 0x00000000 0x00000000 0 0 -> 0x3f4a0000 0x00000000 +00743 sqrt0.s 0x40ce0000 0x00000000 0x00000000 0 0 -> 0x3f490000 0x00000000 +00744 sqrt0.s 0x40d00000 0x00000000 0x00000000 0 0 -> 0x3f480000 0x00000000 +00745 sqrt0.s 0x40d20000 0x00000000 0x00000000 0 0 -> 0x3f470000 0x00000000 +00746 sqrt0.s 0x40d40000 0x00000000 0x00000000 0 0 -> 0x3f460000 0x00000000 +00747 sqrt0.s 0x40d60000 0x00000000 0x00000000 0 0 -> 0x3f460000 0x00000000 +00748 sqrt0.s 0x40d80000 0x00000000 0x00000000 0 0 -> 0x3f450000 0x00000000 +00749 sqrt0.s 0x40da0000 0x00000000 0x00000000 0 0 -> 0x3f440000 0x00000000 +00750 sqrt0.s 0x40dc0000 0x00000000 0x00000000 0 0 -> 0x3f430000 0x00000000 +00751 sqrt0.s 0x40de0000 0x00000000 0x00000000 0 0 -> 0x3f420000 0x00000000 +00752 sqrt0.s 0x40e00000 0x00000000 0x00000000 0 0 -> 0x3f410000 0x00000000 +00753 sqrt0.s 0x40e20000 0x00000000 0x00000000 0 0 -> 0x3f400000 0x00000000 +00754 sqrt0.s 0x40e40000 0x00000000 0x00000000 0 0 -> 0x3f3f0000 0x00000000 +00755 sqrt0.s 0x40e60000 0x00000000 0x00000000 0 0 -> 0x3f3f0000 0x00000000 +00756 sqrt0.s 0x40e80000 0x00000000 0x00000000 0 0 -> 0x3f3e0000 0x00000000 +00757 sqrt0.s 0x40ea0000 0x00000000 0x00000000 0 0 -> 0x3f3d0000 0x00000000 +00758 sqrt0.s 0x40ec0000 0x00000000 0x00000000 0 0 -> 0x3f3c0000 0x00000000 +00759 sqrt0.s 0x40ee0000 0x00000000 0x00000000 0 0 -> 0x3f3b0000 0x00000000 +00760 sqrt0.s 0x40f00000 0x00000000 0x00000000 0 0 -> 0x3f3b0000 0x00000000 +00761 sqrt0.s 0x40f20000 0x00000000 0x00000000 0 0 -> 0x3f3a0000 0x00000000 +00762 sqrt0.s 0x40f40000 0x00000000 0x00000000 0 0 -> 0x3f390000 0x00000000 +00763 sqrt0.s 0x40f60000 0x00000000 0x00000000 0 0 -> 0x3f380000 0x00000000 +00764 sqrt0.s 0x40f80000 0x00000000 0x00000000 0 0 -> 0x3f380000 0x00000000 +00765 sqrt0.s 0x40fa0000 0x00000000 0x00000000 0 0 -> 0x3f370000 0x00000000 +00766 sqrt0.s 0x40fc0000 0x00000000 0x00000000 0 0 -> 0x3f360000 0x00000000 +00767 sqrt0.s 0x40fe0000 0x00000000 0x00000000 0 0 -> 0x3f350000 0x00000000 +00768 div0.s 0x3f000000 0x00000000 0x00000000 0 0 -> 0x3eff0000 0x00000000 +00769 div0.s 0x3f020000 0x00000000 0x00000000 0 0 -> 0x3efb0000 0x00000000 +00770 div0.s 0x3f040000 0x00000000 0x00000000 0 0 -> 0x3ef70000 0x00000000 +00771 div0.s 0x3f060000 0x00000000 0x00000000 0 0 -> 0x3ef40000 0x00000000 +00772 div0.s 0x3f080000 0x00000000 0x00000000 0 0 -> 0x3ef00000 0x00000000 +00773 div0.s 0x3f0a0000 0x00000000 0x00000000 0 0 -> 0x3eed0000 0x00000000 +00774 div0.s 0x3f0c0000 0x00000000 0x00000000 0 0 -> 0x3ee90000 0x00000000 +00775 div0.s 0x3f0e0000 0x00000000 0x00000000 0 0 -> 0x3ee60000 0x00000000 +00776 div0.s 0x3f100000 0x00000000 0x00000000 0 0 -> 0x3ee30000 0x00000000 +00777 div0.s 0x3f120000 0x00000000 0x00000000 0 0 -> 0x3ee00000 0x00000000 +00778 div0.s 0x3f140000 0x00000000 0x00000000 0 0 -> 0x3edd0000 0x00000000 +00779 div0.s 0x3f160000 0x00000000 0x00000000 0 0 -> 0x3eda0000 0x00000000 +00780 div0.s 0x3f180000 0x00000000 0x00000000 0 0 -> 0x3ed70000 0x00000000 +00781 div0.s 0x3f1a0000 0x00000000 0x00000000 0 0 -> 0x3ed40000 0x00000000 +00782 div0.s 0x3f1c0000 0x00000000 0x00000000 0 0 -> 0x3ed10000 0x00000000 +00783 div0.s 0x3f1e0000 0x00000000 0x00000000 0 0 -> 0x3ecf0000 0x00000000 +00784 div0.s 0x3f200000 0x00000000 0x00000000 0 0 -> 0x3ecc0000 0x00000000 +00785 div0.s 0x3f220000 0x00000000 0x00000000 0 0 -> 0x3eca0000 0x00000000 +00786 div0.s 0x3f240000 0x00000000 0x00000000 0 0 -> 0x3ec70000 0x00000000 +00787 div0.s 0x3f260000 0x00000000 0x00000000 0 0 -> 0x3ec50000 0x00000000 +00788 div0.s 0x3f280000 0x00000000 0x00000000 0 0 -> 0x3ec20000 0x00000000 +00789 div0.s 0x3f2a0000 0x00000000 0x00000000 0 0 -> 0x3ec00000 0x00000000 +00790 div0.s 0x3f2c0000 0x00000000 0x00000000 0 0 -> 0x3ebe0000 0x00000000 +00791 div0.s 0x3f2e0000 0x00000000 0x00000000 0 0 -> 0x3ebc0000 0x00000000 +00792 div0.s 0x3f300000 0x00000000 0x00000000 0 0 -> 0x3eba0000 0x00000000 +00793 div0.s 0x3f320000 0x00000000 0x00000000 0 0 -> 0x3eb80000 0x00000000 +00794 div0.s 0x3f340000 0x00000000 0x00000000 0 0 -> 0x3eb60000 0x00000000 +00795 div0.s 0x3f360000 0x00000000 0x00000000 0 0 -> 0x3eb40000 0x00000000 +00796 div0.s 0x3f380000 0x00000000 0x00000000 0 0 -> 0x3eb20000 0x00000000 +00797 div0.s 0x3f3a0000 0x00000000 0x00000000 0 0 -> 0x3eb00000 0x00000000 +00798 div0.s 0x3f3c0000 0x00000000 0x00000000 0 0 -> 0x3eae0000 0x00000000 +00799 div0.s 0x3f3e0000 0x00000000 0x00000000 0 0 -> 0x3eac0000 0x00000000 +00800 div0.s 0x3f400000 0x00000000 0x00000000 0 0 -> 0x3eaa0000 0x00000000 +00801 div0.s 0x3f420000 0x00000000 0x00000000 0 0 -> 0x3ea80000 0x00000000 +00802 div0.s 0x3f440000 0x00000000 0x00000000 0 0 -> 0x3ea70000 0x00000000 +00803 div0.s 0x3f460000 0x00000000 0x00000000 0 0 -> 0x3ea50000 0x00000000 +00804 div0.s 0x3f480000 0x00000000 0x00000000 0 0 -> 0x3ea30000 0x00000000 +00805 div0.s 0x3f4a0000 0x00000000 0x00000000 0 0 -> 0x3ea20000 0x00000000 +00806 div0.s 0x3f4c0000 0x00000000 0x00000000 0 0 -> 0x3ea00000 0x00000000 +00807 div0.s 0x3f4e0000 0x00000000 0x00000000 0 0 -> 0x3e9f0000 0x00000000 +00808 div0.s 0x3f500000 0x00000000 0x00000000 0 0 -> 0x3e9d0000 0x00000000 +00809 div0.s 0x3f520000 0x00000000 0x00000000 0 0 -> 0x3e9c0000 0x00000000 +00810 div0.s 0x3f540000 0x00000000 0x00000000 0 0 -> 0x3e9a0000 0x00000000 +00811 div0.s 0x3f560000 0x00000000 0x00000000 0 0 -> 0x3e990000 0x00000000 +00812 div0.s 0x3f580000 0x00000000 0x00000000 0 0 -> 0x3e970000 0x00000000 +00813 div0.s 0x3f5a0000 0x00000000 0x00000000 0 0 -> 0x3e960000 0x00000000 +00814 div0.s 0x3f5c0000 0x00000000 0x00000000 0 0 -> 0x3e950000 0x00000000 +00815 div0.s 0x3f5e0000 0x00000000 0x00000000 0 0 -> 0x3e930000 0x00000000 +00816 div0.s 0x3f600000 0x00000000 0x00000000 0 0 -> 0x3e920000 0x00000000 +00817 div0.s 0x3f620000 0x00000000 0x00000000 0 0 -> 0x3e910000 0x00000000 +00818 div0.s 0x3f640000 0x00000000 0x00000000 0 0 -> 0x3e8f0000 0x00000000 +00819 div0.s 0x3f660000 0x00000000 0x00000000 0 0 -> 0x3e8e0000 0x00000000 +00820 div0.s 0x3f680000 0x00000000 0x00000000 0 0 -> 0x3e8d0000 0x00000000 +00821 div0.s 0x3f6a0000 0x00000000 0x00000000 0 0 -> 0x3e8c0000 0x00000000 +00822 div0.s 0x3f6c0000 0x00000000 0x00000000 0 0 -> 0x3e8b0000 0x00000000 +00823 div0.s 0x3f6e0000 0x00000000 0x00000000 0 0 -> 0x3e890000 0x00000000 +00824 div0.s 0x3f700000 0x00000000 0x00000000 0 0 -> 0x3e880000 0x00000000 +00825 div0.s 0x3f720000 0x00000000 0x00000000 0 0 -> 0x3e870000 0x00000000 +00826 div0.s 0x3f740000 0x00000000 0x00000000 0 0 -> 0x3e860000 0x00000000 +00827 div0.s 0x3f760000 0x00000000 0x00000000 0 0 -> 0x3e850000 0x00000000 +00828 div0.s 0x3f780000 0x00000000 0x00000000 0 0 -> 0x3e840000 0x00000000 +00829 div0.s 0x3f7a0000 0x00000000 0x00000000 0 0 -> 0x3e830000 0x00000000 +00830 div0.s 0x3f7c0000 0x00000000 0x00000000 0 0 -> 0x3e820000 0x00000000 +00831 div0.s 0x3f7e0000 0x00000000 0x00000000 0 0 -> 0x3e810000 0x00000000 +00832 div0.s 0x3f800000 0x00000000 0x00000000 0 0 -> 0x3f7f0000 0x00000000 +00833 div0.s 0x3f820000 0x00000000 0x00000000 0 0 -> 0x3f7b0000 0x00000000 +00834 div0.s 0x3f840000 0x00000000 0x00000000 0 0 -> 0x3f770000 0x00000000 +00835 div0.s 0x3f860000 0x00000000 0x00000000 0 0 -> 0x3f740000 0x00000000 +00836 div0.s 0x3f880000 0x00000000 0x00000000 0 0 -> 0x3f700000 0x00000000 +00837 div0.s 0x3f8a0000 0x00000000 0x00000000 0 0 -> 0x3f6d0000 0x00000000 +00838 div0.s 0x3f8c0000 0x00000000 0x00000000 0 0 -> 0x3f690000 0x00000000 +00839 div0.s 0x3f8e0000 0x00000000 0x00000000 0 0 -> 0x3f660000 0x00000000 +00840 div0.s 0x3f900000 0x00000000 0x00000000 0 0 -> 0x3f630000 0x00000000 +00841 div0.s 0x3f920000 0x00000000 0x00000000 0 0 -> 0x3f600000 0x00000000 +00842 div0.s 0x3f940000 0x00000000 0x00000000 0 0 -> 0x3f5d0000 0x00000000 +00843 div0.s 0x3f960000 0x00000000 0x00000000 0 0 -> 0x3f5a0000 0x00000000 +00844 div0.s 0x3f980000 0x00000000 0x00000000 0 0 -> 0x3f570000 0x00000000 +00845 div0.s 0x3f9a0000 0x00000000 0x00000000 0 0 -> 0x3f540000 0x00000000 +00846 div0.s 0x3f9c0000 0x00000000 0x00000000 0 0 -> 0x3f510000 0x00000000 +00847 div0.s 0x3f9e0000 0x00000000 0x00000000 0 0 -> 0x3f4f0000 0x00000000 +00848 div0.s 0x3fa00000 0x00000000 0x00000000 0 0 -> 0x3f4c0000 0x00000000 +00849 div0.s 0x3fa20000 0x00000000 0x00000000 0 0 -> 0x3f4a0000 0x00000000 +00850 div0.s 0x3fa40000 0x00000000 0x00000000 0 0 -> 0x3f470000 0x00000000 +00851 div0.s 0x3fa60000 0x00000000 0x00000000 0 0 -> 0x3f450000 0x00000000 +00852 div0.s 0x3fa80000 0x00000000 0x00000000 0 0 -> 0x3f420000 0x00000000 +00853 div0.s 0x3faa0000 0x00000000 0x00000000 0 0 -> 0x3f400000 0x00000000 +00854 div0.s 0x3fac0000 0x00000000 0x00000000 0 0 -> 0x3f3e0000 0x00000000 +00855 div0.s 0x3fae0000 0x00000000 0x00000000 0 0 -> 0x3f3c0000 0x00000000 +00856 div0.s 0x3fb00000 0x00000000 0x00000000 0 0 -> 0x3f3a0000 0x00000000 +00857 div0.s 0x3fb20000 0x00000000 0x00000000 0 0 -> 0x3f380000 0x00000000 +00858 div0.s 0x3fb40000 0x00000000 0x00000000 0 0 -> 0x3f360000 0x00000000 +00859 div0.s 0x3fb60000 0x00000000 0x00000000 0 0 -> 0x3f340000 0x00000000 +00860 div0.s 0x3fb80000 0x00000000 0x00000000 0 0 -> 0x3f320000 0x00000000 +00861 div0.s 0x3fba0000 0x00000000 0x00000000 0 0 -> 0x3f300000 0x00000000 +00862 div0.s 0x3fbc0000 0x00000000 0x00000000 0 0 -> 0x3f2e0000 0x00000000 +00863 div0.s 0x3fbe0000 0x00000000 0x00000000 0 0 -> 0x3f2c0000 0x00000000 +00864 div0.s 0x3fc00000 0x00000000 0x00000000 0 0 -> 0x3f2a0000 0x00000000 +00865 div0.s 0x3fc20000 0x00000000 0x00000000 0 0 -> 0x3f280000 0x00000000 +00866 div0.s 0x3fc40000 0x00000000 0x00000000 0 0 -> 0x3f270000 0x00000000 +00867 div0.s 0x3fc60000 0x00000000 0x00000000 0 0 -> 0x3f250000 0x00000000 +00868 div0.s 0x3fc80000 0x00000000 0x00000000 0 0 -> 0x3f230000 0x00000000 +00869 div0.s 0x3fca0000 0x00000000 0x00000000 0 0 -> 0x3f220000 0x00000000 +00870 div0.s 0x3fcc0000 0x00000000 0x00000000 0 0 -> 0x3f200000 0x00000000 +00871 div0.s 0x3fce0000 0x00000000 0x00000000 0 0 -> 0x3f1f0000 0x00000000 +00872 div0.s 0x3fd00000 0x00000000 0x00000000 0 0 -> 0x3f1d0000 0x00000000 +00873 div0.s 0x3fd20000 0x00000000 0x00000000 0 0 -> 0x3f1c0000 0x00000000 +00874 div0.s 0x3fd40000 0x00000000 0x00000000 0 0 -> 0x3f1a0000 0x00000000 +00875 div0.s 0x3fd60000 0x00000000 0x00000000 0 0 -> 0x3f190000 0x00000000 +00876 div0.s 0x3fd80000 0x00000000 0x00000000 0 0 -> 0x3f170000 0x00000000 +00877 div0.s 0x3fda0000 0x00000000 0x00000000 0 0 -> 0x3f160000 0x00000000 +00878 div0.s 0x3fdc0000 0x00000000 0x00000000 0 0 -> 0x3f150000 0x00000000 +00879 div0.s 0x3fde0000 0x00000000 0x00000000 0 0 -> 0x3f130000 0x00000000 +00880 div0.s 0x3fe00000 0x00000000 0x00000000 0 0 -> 0x3f120000 0x00000000 +00881 div0.s 0x3fe20000 0x00000000 0x00000000 0 0 -> 0x3f110000 0x00000000 +00882 div0.s 0x3fe40000 0x00000000 0x00000000 0 0 -> 0x3f0f0000 0x00000000 +00883 div0.s 0x3fe60000 0x00000000 0x00000000 0 0 -> 0x3f0e0000 0x00000000 +00884 div0.s 0x3fe80000 0x00000000 0x00000000 0 0 -> 0x3f0d0000 0x00000000 +00885 div0.s 0x3fea0000 0x00000000 0x00000000 0 0 -> 0x3f0c0000 0x00000000 +00886 div0.s 0x3fec0000 0x00000000 0x00000000 0 0 -> 0x3f0b0000 0x00000000 +00887 div0.s 0x3fee0000 0x00000000 0x00000000 0 0 -> 0x3f090000 0x00000000 +00888 div0.s 0x3ff00000 0x00000000 0x00000000 0 0 -> 0x3f080000 0x00000000 +00889 div0.s 0x3ff20000 0x00000000 0x00000000 0 0 -> 0x3f070000 0x00000000 +00890 div0.s 0x3ff40000 0x00000000 0x00000000 0 0 -> 0x3f060000 0x00000000 +00891 div0.s 0x3ff60000 0x00000000 0x00000000 0 0 -> 0x3f050000 0x00000000 +00892 div0.s 0x3ff80000 0x00000000 0x00000000 0 0 -> 0x3f040000 0x00000000 +00893 div0.s 0x3ffa0000 0x00000000 0x00000000 0 0 -> 0x3f030000 0x00000000 +00894 div0.s 0x3ffc0000 0x00000000 0x00000000 0 0 -> 0x3f020000 0x00000000 +00895 div0.s 0x3ffe0000 0x00000000 0x00000000 0 0 -> 0x3f010000 0x00000000 +00896 div0.s 0x40000000 0x00000000 0x00000000 0 0 -> 0x3eff0000 0x00000000 +00897 div0.s 0x40020000 0x00000000 0x00000000 0 0 -> 0x3efb0000 0x00000000 +00898 div0.s 0x40040000 0x00000000 0x00000000 0 0 -> 0x3ef70000 0x00000000 +00899 div0.s 0x40060000 0x00000000 0x00000000 0 0 -> 0x3ef40000 0x00000000 +00900 div0.s 0x40080000 0x00000000 0x00000000 0 0 -> 0x3ef00000 0x00000000 +00901 div0.s 0x400a0000 0x00000000 0x00000000 0 0 -> 0x3eed0000 0x00000000 +00902 div0.s 0x400c0000 0x00000000 0x00000000 0 0 -> 0x3ee90000 0x00000000 +00903 div0.s 0x400e0000 0x00000000 0x00000000 0 0 -> 0x3ee60000 0x00000000 +00904 div0.s 0x40100000 0x00000000 0x00000000 0 0 -> 0x3ee30000 0x00000000 +00905 div0.s 0x40120000 0x00000000 0x00000000 0 0 -> 0x3ee00000 0x00000000 +00906 div0.s 0x40140000 0x00000000 0x00000000 0 0 -> 0x3edd0000 0x00000000 +00907 div0.s 0x40160000 0x00000000 0x00000000 0 0 -> 0x3eda0000 0x00000000 +00908 div0.s 0x40180000 0x00000000 0x00000000 0 0 -> 0x3ed70000 0x00000000 +00909 div0.s 0x401a0000 0x00000000 0x00000000 0 0 -> 0x3ed40000 0x00000000 +00910 div0.s 0x401c0000 0x00000000 0x00000000 0 0 -> 0x3ed10000 0x00000000 +00911 div0.s 0x401e0000 0x00000000 0x00000000 0 0 -> 0x3ecf0000 0x00000000 +00912 div0.s 0x40200000 0x00000000 0x00000000 0 0 -> 0x3ecc0000 0x00000000 +00913 div0.s 0x40220000 0x00000000 0x00000000 0 0 -> 0x3eca0000 0x00000000 +00914 div0.s 0x40240000 0x00000000 0x00000000 0 0 -> 0x3ec70000 0x00000000 +00915 div0.s 0x40260000 0x00000000 0x00000000 0 0 -> 0x3ec50000 0x00000000 +00916 div0.s 0x40280000 0x00000000 0x00000000 0 0 -> 0x3ec20000 0x00000000 +00917 div0.s 0x402a0000 0x00000000 0x00000000 0 0 -> 0x3ec00000 0x00000000 +00918 div0.s 0x402c0000 0x00000000 0x00000000 0 0 -> 0x3ebe0000 0x00000000 +00919 div0.s 0x402e0000 0x00000000 0x00000000 0 0 -> 0x3ebc0000 0x00000000 +00920 div0.s 0x40300000 0x00000000 0x00000000 0 0 -> 0x3eba0000 0x00000000 +00921 div0.s 0x40320000 0x00000000 0x00000000 0 0 -> 0x3eb80000 0x00000000 +00922 div0.s 0x40340000 0x00000000 0x00000000 0 0 -> 0x3eb60000 0x00000000 +00923 div0.s 0x40360000 0x00000000 0x00000000 0 0 -> 0x3eb40000 0x00000000 +00924 div0.s 0x40380000 0x00000000 0x00000000 0 0 -> 0x3eb20000 0x00000000 +00925 div0.s 0x403a0000 0x00000000 0x00000000 0 0 -> 0x3eb00000 0x00000000 +00926 div0.s 0x403c0000 0x00000000 0x00000000 0 0 -> 0x3eae0000 0x00000000 +00927 div0.s 0x403e0000 0x00000000 0x00000000 0 0 -> 0x3eac0000 0x00000000 +00928 div0.s 0x40400000 0x00000000 0x00000000 0 0 -> 0x3eaa0000 0x00000000 +00929 div0.s 0x40420000 0x00000000 0x00000000 0 0 -> 0x3ea80000 0x00000000 +00930 div0.s 0x40440000 0x00000000 0x00000000 0 0 -> 0x3ea70000 0x00000000 +00931 div0.s 0x40460000 0x00000000 0x00000000 0 0 -> 0x3ea50000 0x00000000 +00932 div0.s 0x40480000 0x00000000 0x00000000 0 0 -> 0x3ea30000 0x00000000 +00933 div0.s 0x404a0000 0x00000000 0x00000000 0 0 -> 0x3ea20000 0x00000000 +00934 div0.s 0x404c0000 0x00000000 0x00000000 0 0 -> 0x3ea00000 0x00000000 +00935 div0.s 0x404e0000 0x00000000 0x00000000 0 0 -> 0x3e9f0000 0x00000000 +00936 div0.s 0x40500000 0x00000000 0x00000000 0 0 -> 0x3e9d0000 0x00000000 +00937 div0.s 0x40520000 0x00000000 0x00000000 0 0 -> 0x3e9c0000 0x00000000 +00938 div0.s 0x40540000 0x00000000 0x00000000 0 0 -> 0x3e9a0000 0x00000000 +00939 div0.s 0x40560000 0x00000000 0x00000000 0 0 -> 0x3e990000 0x00000000 +00940 div0.s 0x40580000 0x00000000 0x00000000 0 0 -> 0x3e970000 0x00000000 +00941 div0.s 0x405a0000 0x00000000 0x00000000 0 0 -> 0x3e960000 0x00000000 +00942 div0.s 0x405c0000 0x00000000 0x00000000 0 0 -> 0x3e950000 0x00000000 +00943 div0.s 0x405e0000 0x00000000 0x00000000 0 0 -> 0x3e930000 0x00000000 +00944 div0.s 0x40600000 0x00000000 0x00000000 0 0 -> 0x3e920000 0x00000000 +00945 div0.s 0x40620000 0x00000000 0x00000000 0 0 -> 0x3e910000 0x00000000 +00946 div0.s 0x40640000 0x00000000 0x00000000 0 0 -> 0x3e8f0000 0x00000000 +00947 div0.s 0x40660000 0x00000000 0x00000000 0 0 -> 0x3e8e0000 0x00000000 +00948 div0.s 0x40680000 0x00000000 0x00000000 0 0 -> 0x3e8d0000 0x00000000 +00949 div0.s 0x406a0000 0x00000000 0x00000000 0 0 -> 0x3e8c0000 0x00000000 +00950 div0.s 0x406c0000 0x00000000 0x00000000 0 0 -> 0x3e8b0000 0x00000000 +00951 div0.s 0x406e0000 0x00000000 0x00000000 0 0 -> 0x3e890000 0x00000000 +00952 div0.s 0x40700000 0x00000000 0x00000000 0 0 -> 0x3e880000 0x00000000 +00953 div0.s 0x40720000 0x00000000 0x00000000 0 0 -> 0x3e870000 0x00000000 +00954 div0.s 0x40740000 0x00000000 0x00000000 0 0 -> 0x3e860000 0x00000000 +00955 div0.s 0x40760000 0x00000000 0x00000000 0 0 -> 0x3e850000 0x00000000 +00956 div0.s 0x40780000 0x00000000 0x00000000 0 0 -> 0x3e840000 0x00000000 +00957 div0.s 0x407a0000 0x00000000 0x00000000 0 0 -> 0x3e830000 0x00000000 +00958 div0.s 0x407c0000 0x00000000 0x00000000 0 0 -> 0x3e820000 0x00000000 +00959 div0.s 0x407e0000 0x00000000 0x00000000 0 0 -> 0x3e810000 0x00000000 +00960 div0.s 0x40800000 0x00000000 0x00000000 0 0 -> 0x3f7f0000 0x00000000 +00961 div0.s 0x40820000 0x00000000 0x00000000 0 0 -> 0x3f7b0000 0x00000000 +00962 div0.s 0x40840000 0x00000000 0x00000000 0 0 -> 0x3f770000 0x00000000 +00963 div0.s 0x40860000 0x00000000 0x00000000 0 0 -> 0x3f740000 0x00000000 +00964 div0.s 0x40880000 0x00000000 0x00000000 0 0 -> 0x3f700000 0x00000000 +00965 div0.s 0x408a0000 0x00000000 0x00000000 0 0 -> 0x3f6d0000 0x00000000 +00966 div0.s 0x408c0000 0x00000000 0x00000000 0 0 -> 0x3f690000 0x00000000 +00967 div0.s 0x408e0000 0x00000000 0x00000000 0 0 -> 0x3f660000 0x00000000 +00968 div0.s 0x40900000 0x00000000 0x00000000 0 0 -> 0x3f630000 0x00000000 +00969 div0.s 0x40920000 0x00000000 0x00000000 0 0 -> 0x3f600000 0x00000000 +00970 div0.s 0x40940000 0x00000000 0x00000000 0 0 -> 0x3f5d0000 0x00000000 +00971 div0.s 0x40960000 0x00000000 0x00000000 0 0 -> 0x3f5a0000 0x00000000 +00972 div0.s 0x40980000 0x00000000 0x00000000 0 0 -> 0x3f570000 0x00000000 +00973 div0.s 0x409a0000 0x00000000 0x00000000 0 0 -> 0x3f540000 0x00000000 +00974 div0.s 0x409c0000 0x00000000 0x00000000 0 0 -> 0x3f510000 0x00000000 +00975 div0.s 0x409e0000 0x00000000 0x00000000 0 0 -> 0x3f4f0000 0x00000000 +00976 div0.s 0x40a00000 0x00000000 0x00000000 0 0 -> 0x3f4c0000 0x00000000 +00977 div0.s 0x40a20000 0x00000000 0x00000000 0 0 -> 0x3f4a0000 0x00000000 +00978 div0.s 0x40a40000 0x00000000 0x00000000 0 0 -> 0x3f470000 0x00000000 +00979 div0.s 0x40a60000 0x00000000 0x00000000 0 0 -> 0x3f450000 0x00000000 +00980 div0.s 0x40a80000 0x00000000 0x00000000 0 0 -> 0x3f420000 0x00000000 +00981 div0.s 0x40aa0000 0x00000000 0x00000000 0 0 -> 0x3f400000 0x00000000 +00982 div0.s 0x40ac0000 0x00000000 0x00000000 0 0 -> 0x3f3e0000 0x00000000 +00983 div0.s 0x40ae0000 0x00000000 0x00000000 0 0 -> 0x3f3c0000 0x00000000 +00984 div0.s 0x40b00000 0x00000000 0x00000000 0 0 -> 0x3f3a0000 0x00000000 +00985 div0.s 0x40b20000 0x00000000 0x00000000 0 0 -> 0x3f380000 0x00000000 +00986 div0.s 0x40b40000 0x00000000 0x00000000 0 0 -> 0x3f360000 0x00000000 +00987 div0.s 0x40b60000 0x00000000 0x00000000 0 0 -> 0x3f340000 0x00000000 +00988 div0.s 0x40b80000 0x00000000 0x00000000 0 0 -> 0x3f320000 0x00000000 +00989 div0.s 0x40ba0000 0x00000000 0x00000000 0 0 -> 0x3f300000 0x00000000 +00990 div0.s 0x40bc0000 0x00000000 0x00000000 0 0 -> 0x3f2e0000 0x00000000 +00991 div0.s 0x40be0000 0x00000000 0x00000000 0 0 -> 0x3f2c0000 0x00000000 +00992 div0.s 0x40c00000 0x00000000 0x00000000 0 0 -> 0x3f2a0000 0x00000000 +00993 div0.s 0x40c20000 0x00000000 0x00000000 0 0 -> 0x3f280000 0x00000000 +00994 div0.s 0x40c40000 0x00000000 0x00000000 0 0 -> 0x3f270000 0x00000000 +00995 div0.s 0x40c60000 0x00000000 0x00000000 0 0 -> 0x3f250000 0x00000000 +00996 div0.s 0x40c80000 0x00000000 0x00000000 0 0 -> 0x3f230000 0x00000000 +00997 div0.s 0x40ca0000 0x00000000 0x00000000 0 0 -> 0x3f220000 0x00000000 +00998 div0.s 0x40cc0000 0x00000000 0x00000000 0 0 -> 0x3f200000 0x00000000 +00999 div0.s 0x40ce0000 0x00000000 0x00000000 0 0 -> 0x3f1f0000 0x00000000 +01000 div0.s 0x40d00000 0x00000000 0x00000000 0 0 -> 0x3f1d0000 0x00000000 +01001 div0.s 0x40d20000 0x00000000 0x00000000 0 0 -> 0x3f1c0000 0x00000000 +01002 div0.s 0x40d40000 0x00000000 0x00000000 0 0 -> 0x3f1a0000 0x00000000 +01003 div0.s 0x40d60000 0x00000000 0x00000000 0 0 -> 0x3f190000 0x00000000 +01004 div0.s 0x40d80000 0x00000000 0x00000000 0 0 -> 0x3f170000 0x00000000 +01005 div0.s 0x40da0000 0x00000000 0x00000000 0 0 -> 0x3f160000 0x00000000 +01006 div0.s 0x40dc0000 0x00000000 0x00000000 0 0 -> 0x3f150000 0x00000000 +01007 div0.s 0x40de0000 0x00000000 0x00000000 0 0 -> 0x3f130000 0x00000000 +01008 div0.s 0x40e00000 0x00000000 0x00000000 0 0 -> 0x3f120000 0x00000000 +01009 div0.s 0x40e20000 0x00000000 0x00000000 0 0 -> 0x3f110000 0x00000000 +01010 div0.s 0x40e40000 0x00000000 0x00000000 0 0 -> 0x3f0f0000 0x00000000 +01011 div0.s 0x40e60000 0x00000000 0x00000000 0 0 -> 0x3f0e0000 0x00000000 +01012 div0.s 0x40e80000 0x00000000 0x00000000 0 0 -> 0x3f0d0000 0x00000000 +01013 div0.s 0x40ea0000 0x00000000 0x00000000 0 0 -> 0x3f0c0000 0x00000000 +01014 div0.s 0x40ec0000 0x00000000 0x00000000 0 0 -> 0x3f0b0000 0x00000000 +01015 div0.s 0x40ee0000 0x00000000 0x00000000 0 0 -> 0x3f090000 0x00000000 +01016 div0.s 0x40f00000 0x00000000 0x00000000 0 0 -> 0x3f080000 0x00000000 +01017 div0.s 0x40f20000 0x00000000 0x00000000 0 0 -> 0x3f070000 0x00000000 +01018 div0.s 0x40f40000 0x00000000 0x00000000 0 0 -> 0x3f060000 0x00000000 +01019 div0.s 0x40f60000 0x00000000 0x00000000 0 0 -> 0x3f050000 0x00000000 +01020 div0.s 0x40f80000 0x00000000 0x00000000 0 0 -> 0x3f040000 0x00000000 +01021 div0.s 0x40fa0000 0x00000000 0x00000000 0 0 -> 0x3f030000 0x00000000 +01022 div0.s 0x40fc0000 0x00000000 0x00000000 0 0 -> 0x3f020000 0x00000000 +01023 div0.s 0x40fe0000 0x00000000 0x00000000 0 0 -> 0x3f010000 0x00000000 +01024 0x3f800000 0x3f800000 0x00000000 0 0 -> 0x3f800000 0x00000000 +01025 0x3f800000 0x40000000 0x00000000 0 0 -> 0x3f000000 0x00000000 +01026 0x3f800000 0x3f000000 0x00000000 0 0 -> 0x40000000 0x00000000 +01027 0x3f800000 0x40800000 0x00000000 0 0 -> 0x3e800000 0x00000000 +01028 0x3f800000 0x3f800001 0x00000000 0 0 -> 0x3f7ffffe 0x00000080 +01029 0x3f800000 0x3f7fffff 0x00000000 0 0 -> 0x3f800001 0x00000080 +01030 0x3f800000 0x7f7fffff 0x00000000 0 0 -> 0x00200000 0x00000180 +01031 0x3f800000 0x00800000 0x00000000 0 0 -> 0x7e800000 0x00000000 +01032 0x3f800000 0x00000001 0x00000000 0 0 -> 0x7f800000 0x00000280 +01033 0x3f800000 0x00000000 0x00000000 0 0 -> 0x7f800000 0x00000400 +01034 0x3f800000 0x80000000 0x00000000 0 0 -> 0xff800000 0x00000400 +01035 0x3f800000 0x7f800000 0x00000000 0 0 -> 0x00000000 0x00000000 +01036 0x3f800000 0xff800000 0x00000000 0 0 -> 0x80000000 0x00000000 +01037 0x3f800000 0x7fc00000 0x00000000 0 0 -> 0xffc00000 0x00000000 +01038 0x3f800000 0xc0490fdb 0x00000000 0 0 -> 0xbea2f983 0x00000080 +01039 0x3f800000 0x40490fdb 0x00000000 0 0 -> 0x3ea2f983 0x00000080 +01040 0x40000000 0x3f800000 0x00000000 0 0 -> 0x40000000 0x00000000 +01041 0x40000000 0x40000000 0x00000000 0 0 -> 0x3f800000 0x00000000 +01042 0x40000000 0x3f000000 0x00000000 0 0 -> 0x40800000 0x00000000 +01043 0x40000000 0x40800000 0x00000000 0 0 -> 0x3f000000 0x00000000 +01044 0x40000000 0x3f800001 0x00000000 0 0 -> 0x3ffffffe 0x00000080 +01045 0x40000000 0x3f7fffff 0x00000000 0 0 -> 0x40000001 0x00000080 +01046 0x40000000 0x7f7fffff 0x00000000 0 0 -> 0x00400000 0x00000180 +01047 0x40000000 0x00800000 0x00000000 0 0 -> 0x7f000000 0x00000000 +01048 0x40000000 0x00000001 0x00000000 0 0 -> 0x7f800000 0x00000280 +01049 0x40000000 0x00000000 0x00000000 0 0 -> 0x7f800000 0x00000400 +01050 0x40000000 0x80000000 0x00000000 0 0 -> 0xff800000 0x00000400 +01051 0x40000000 0x7f800000 0x00000000 0 0 -> 0x00000000 0x00000000 +01052 0x40000000 0xff800000 0x00000000 0 0 -> 0x80000000 0x00000000 +01053 0x40000000 0x7fc00000 0x00000000 0 0 -> 0xffc00000 0x00000000 +01054 0x40000000 0xc0490fdb 0x00000000 0 0 -> 0xbf22f983 0x00000080 +01055 0x40000000 0x40490fdb 0x00000000 0 0 -> 0x3f22f983 0x00000080 +01056 0x3f000000 0x3f800000 0x00000000 0 0 -> 0x3f000000 0x00000000 +01057 0x3f000000 0x40000000 0x00000000 0 0 -> 0x3e800000 0x00000000 +01058 0x3f000000 0x3f000000 0x00000000 0 0 -> 0x3f800000 0x00000000 +01059 0x3f000000 0x40800000 0x00000000 0 0 -> 0x3e000000 0x00000000 +01060 0x3f000000 0x3f800001 0x00000000 0 0 -> 0x3efffffe 0x00000080 +01061 0x3f000000 0x3f7fffff 0x00000000 0 0 -> 0x3f000001 0x00000080 +01062 0x3f000000 0x7f7fffff 0x00000000 0 0 -> 0x00100000 0x00000180 +01063 0x3f000000 0x00800000 0x00000000 0 0 -> 0x7e000000 0x00000000 +01064 0x3f000000 0x00000001 0x00000000 0 0 -> 0x7f800000 0x00000280 +01065 0x3f000000 0x00000000 0x00000000 0 0 -> 0x7f800000 0x00000400 +01066 0x3f000000 0x80000000 0x00000000 0 0 -> 0xff800000 0x00000400 +01067 0x3f000000 0x7f800000 0x00000000 0 0 -> 0x00000000 0x00000000 +01068 0x3f000000 0xff800000 0x00000000 0 0 -> 0x80000000 0x00000000 +01069 0x3f000000 0x7fc00000 0x00000000 0 0 -> 0xffc00000 0x00000000 +01070 0x3f000000 0xc0490fdb 0x00000000 0 0 -> 0xbe22f983 0x00000080 +01071 0x3f000000 0x40490fdb 0x00000000 0 0 -> 0x3e22f983 0x00000080 +01072 0x40800000 0x3f800000 0x00000000 0 0 -> 0x40800000 0x00000000 +01073 0x40800000 0x40000000 0x00000000 0 0 -> 0x40000000 0x00000000 +01074 0x40800000 0x3f000000 0x00000000 0 0 -> 0x41000000 0x00000000 +01075 0x40800000 0x40800000 0x00000000 0 0 -> 0x3f800000 0x00000000 +01076 0x40800000 0x3f800001 0x00000000 0 0 -> 0x407ffffe 0x00000080 +01077 0x40800000 0x3f7fffff 0x00000000 0 0 -> 0x40800001 0x00000080 +01078 0x40800000 0x7f7fffff 0x00000000 0 0 -> 0x00800001 0x00000080 +01079 0x40800000 0x00800000 0x00000000 0 0 -> 0x7f800000 0x00000280 +01080 0x40800000 0x00000001 0x00000000 0 0 -> 0x7f800000 0x00000280 +01081 0x40800000 0x00000000 0x00000000 0 0 -> 0x7f800000 0x00000400 +01082 0x40800000 0x80000000 0x00000000 0 0 -> 0xff800000 0x00000400 +01083 0x40800000 0x7f800000 0x00000000 0 0 -> 0x00000000 0x00000000 +01084 0x40800000 0xff800000 0x00000000 0 0 -> 0x80000000 0x00000000 +01085 0x40800000 0x7fc00000 0x00000000 0 0 -> 0xffc00000 0x00000000 +01086 0x40800000 0xc0490fdb 0x00000000 0 0 -> 0xbfa2f983 0x00000080 +01087 0x40800000 0x40490fdb 0x00000000 0 0 -> 0x3fa2f983 0x00000080 +01088 0x3f800001 0x3f800000 0x00000000 0 0 -> 0x3f800001 0x00000000 +01089 0x3f800001 0x40000000 0x00000000 0 0 -> 0x3f000001 0x00000000 +01090 0x3f800001 0x3f000000 0x00000000 0 0 -> 0x40000001 0x00000000 +01091 0x3f800001 0x40800000 0x00000000 0 0 -> 0x3e800001 0x00000000 +01092 0x3f800001 0x3f800001 0x00000000 0 0 -> 0x3f800000 0x00000000 +01093 0x3f800001 0x3f7fffff 0x00000000 0 0 -> 0x3f800002 0x00000080 +01094 0x3f800001 0x7f7fffff 0x00000000 0 0 -> 0x00200000 0x00000180 +01095 0x3f800001 0x00800000 0x00000000 0 0 -> 0x7e800001 0x00000000 +01096 0x3f800001 0x00000001 0x00000000 0 0 -> 0x7f800000 0x00000280 +01097 0x3f800001 0x00000000 0x00000000 0 0 -> 0x7f800000 0x00000400 +01098 0x3f800001 0x80000000 0x00000000 0 0 -> 0xff800000 0x00000400 +01099 0x3f800001 0x7f800000 0x00000000 0 0 -> 0x00000000 0x00000000 +01100 0x3f800001 0xff800000 0x00000000 0 0 -> 0x80000000 0x00000000 +01101 0x3f800001 0x7fc00000 0x00000000 0 0 -> 0xffc00000 0x00000000 +01102 0x3f800001 0xc0490fdb 0x00000000 0 0 -> 0xbea2f984 0x00000080 +01103 0x3f800001 0x40490fdb 0x00000000 0 0 -> 0x3ea2f984 0x00000080 +01104 0x3f7fffff 0x3f800000 0x00000000 0 0 -> 0x3f7fffff 0x00000000 +01105 0x3f7fffff 0x40000000 0x00000000 0 0 -> 0x3effffff 0x00000000 +01106 0x3f7fffff 0x3f000000 0x00000000 0 0 -> 0x3fffffff 0x00000000 +01107 0x3f7fffff 0x40800000 0x00000000 0 0 -> 0x3e7fffff 0x00000000 +01108 0x3f7fffff 0x3f800001 0x00000000 0 0 -> 0x3f7ffffd 0x00000080 +01109 0x3f7fffff 0x3f7fffff 0x00000000 0 0 -> 0x3f800000 0x00000000 +01110 0x3f7fffff 0x7f7fffff 0x00000000 0 0 -> 0x00200000 0x00000000 +01111 0x3f7fffff 0x00800000 0x00000000 0 0 -> 0x7e7fffff 0x00000000 +01112 0x3f7fffff 0x00000001 0x00000000 0 0 -> 0x7f800000 0x00000280 +01113 0x3f7fffff 0x00000000 0x00000000 0 0 -> 0x7f800000 0x00000400 +01114 0x3f7fffff 0x80000000 0x00000000 0 0 -> 0xff800000 0x00000400 +01115 0x3f7fffff 0x7f800000 0x00000000 0 0 -> 0x00000000 0x00000000 +01116 0x3f7fffff 0xff800000 0x00000000 0 0 -> 0x80000000 0x00000000 +01117 0x3f7fffff 0x7fc00000 0x00000000 0 0 -> 0xffc00000 0x00000000 +01118 0x3f7fffff 0xc0490fdb 0x00000000 0 0 -> 0xbea2f982 0x00000080 +01119 0x3f7fffff 0x40490fdb 0x00000000 0 0 -> 0x3ea2f982 0x00000080 +01120 0x7f7fffff 0x3f800000 0x00000000 0 0 -> 0x7f7fffff 0x00000000 +01121 0x7f7fffff 0x40000000 0x00000000 0 0 -> 0x7effffff 0x00000000 +01122 0x7f7fffff 0x3f000000 0x00000000 0 0 -> 0x7f800000 0x00000280 +01123 0x7f7fffff 0x40800000 0x00000000 0 0 -> 0x7e7fffff 0x00000000 +01124 0x7f7fffff 0x3f800001 0x00000000 0 0 -> 0x7f7ffffd 0x00000080 +01125 0x7f7fffff 0x3f7fffff 0x00000000 0 0 -> 0x7f800000 0x00000280 +01126 0x7f7fffff 0x7f7fffff 0x00000000 0 0 -> 0x3f800000 0x00000000 +01127 0x7f7fffff 0x00800000 0x00000000 0 0 -> 0x7f800000 0x00000280 +01128 0x7f7fffff 0x00000001 0x00000000 0 0 -> 0x7f800000 0x00000280 +01129 0x7f7fffff 0x00000000 0x00000000 0 0 -> 0x7f800000 0x00000400 +01130 0x7f7fffff 0x80000000 0x00000000 0 0 -> 0xff800000 0x00000400 +01131 0x7f7fffff 0x7f800000 0x00000000 0 0 -> 0x00000000 0x00000000 +01132 0x7f7fffff 0xff800000 0x00000000 0 0 -> 0x80000000 0x00000000 +01133 0x7f7fffff 0x7fc00000 0x00000000 0 0 -> 0xffc00000 0x00000000 +01134 0x7f7fffff 0xc0490fdb 0x00000000 0 0 -> 0xfea2f982 0x00000080 +01135 0x7f7fffff 0x40490fdb 0x00000000 0 0 -> 0x7ea2f982 0x00000080 +01136 0x00800000 0x3f800000 0x00000000 0 0 -> 0x00800000 0x00000000 +01137 0x00800000 0x40000000 0x00000000 0 0 -> 0x00400000 0x00000000 +01138 0x00800000 0x3f000000 0x00000000 0 0 -> 0x01000000 0x00000000 +01139 0x00800000 0x40800000 0x00000000 0 0 -> 0x00200000 0x00000000 +01140 0x00800000 0x3f800001 0x00000000 0 0 -> 0x007fffff 0x00000180 +01141 0x00800000 0x3f7fffff 0x00000000 0 0 -> 0x00800001 0x00000080 +01142 0x00800000 0x7f7fffff 0x00000000 0 0 -> 0x00000000 0x00000180 +01143 0x00800000 0x00800000 0x00000000 0 0 -> 0x3f800000 0x00000000 +01144 0x00800000 0x00000001 0x00000000 0 0 -> 0x4b000000 0x00000000 +01145 0x00800000 0x00000000 0x00000000 0 0 -> 0x7f800000 0x00000400 +01146 0x00800000 0x80000000 0x00000000 0 0 -> 0xff800000 0x00000400 +01147 0x00800000 0x7f800000 0x00000000 0 0 -> 0x00000000 0x00000000 +01148 0x00800000 0xff800000 0x00000000 0 0 -> 0x80000000 0x00000000 +01149 0x00800000 0x7fc00000 0x00000000 0 0 -> 0xffc00000 0x00000000 +01150 0x00800000 0xc0490fdb 0x00000000 0 0 -> 0x8028be61 0x00000180 +01151 0x00800000 0x40490fdb 0x00000000 0 0 -> 0x0028be61 0x00000180 +01152 0x00000001 0x3f800000 0x00000000 0 0 -> 0x00000001 0x00000000 +01153 0x00000001 0x40000000 0x00000000 0 0 -> 0x00000000 0x00000180 +01154 0x00000001 0x3f000000 0x00000000 0 0 -> 0x00000002 0x00000000 +01155 0x00000001 0x40800000 0x00000000 0 0 -> 0x00000000 0x00000180 +01156 0x00000001 0x3f800001 0x00000000 0 0 -> 0x00000001 0x00000180 +01157 0x00000001 0x3f7fffff 0x00000000 0 0 -> 0x00000001 0x00000180 +01158 0x00000001 0x7f7fffff 0x00000000 0 0 -> 0x00000000 0x00000180 +01159 0x00000001 0x00800000 0x00000000 0 0 -> 0x34000000 0x00000000 +01160 0x00000001 0x00000001 0x00000000 0 0 -> 0x3f800000 0x00000000 +01161 0x00000001 0x00000000 0x00000000 0 0 -> 0x7f800000 0x00000400 +01162 0x00000001 0x80000000 0x00000000 0 0 -> 0xff800000 0x00000400 +01163 0x00000001 0x7f800000 0x00000000 0 0 -> 0x00000000 0x00000000 +01164 0x00000001 0xff800000 0x00000000 0 0 -> 0x80000000 0x00000000 +01165 0x00000001 0x7fc00000 0x00000000 0 0 -> 0xffc00000 0x00000000 +01166 0x00000001 0xc0490fdb 0x00000000 0 0 -> 0x80000000 0x00000180 +01167 0x00000001 0x40490fdb 0x00000000 0 0 -> 0x00000000 0x00000180 +01168 0x00000000 0x3f800000 0x00000000 0 0 -> 0x00000000 0x00000000 +01169 0x00000000 0x40000000 0x00000000 0 0 -> 0x00000000 0x00000000 +01170 0x00000000 0x3f000000 0x00000000 0 0 -> 0x00000000 0x00000000 +01171 0x00000000 0x40800000 0x00000000 0 0 -> 0x00000000 0x00000000 +01172 0x00000000 0x3f800001 0x00000000 0 0 -> 0x00000000 0x00000000 +01173 0x00000000 0x3f7fffff 0x00000000 0 0 -> 0x00000000 0x00000000 +01174 0x00000000 0x7f7fffff 0x00000000 0 0 -> 0x00000000 0x00000000 +01175 0x00000000 0x00800000 0x00000000 0 0 -> 0x00000000 0x00000000 +01176 0x00000000 0x00000001 0x00000000 0 0 -> 0x00000000 0x00000000 +01177 0x00000000 0x00000000 0x00000000 0 0 -> 0x7fc00000 0x00000800 +01178 0x00000000 0x80000000 0x00000000 0 0 -> 0x7fc00000 0x00000800 +01179 0x00000000 0x7f800000 0x00000000 0 0 -> 0x00000000 0x00000000 +01180 0x00000000 0xff800000 0x00000000 0 0 -> 0x80000000 0x00000000 +01181 0x00000000 0x7fc00000 0x00000000 0 0 -> 0xffc00000 0x00000000 +01182 0x00000000 0xc0490fdb 0x00000000 0 0 -> 0x80000000 0x00000000 +01183 0x00000000 0x40490fdb 0x00000000 0 0 -> 0x00000000 0x00000000 +01184 0x80000000 0x3f800000 0x00000000 0 0 -> 0x80000000 0x00000000 +01185 0x80000000 0x40000000 0x00000000 0 0 -> 0x80000000 0x00000000 +01186 0x80000000 0x3f000000 0x00000000 0 0 -> 0x80000000 0x00000000 +01187 0x80000000 0x40800000 0x00000000 0 0 -> 0x80000000 0x00000000 +01188 0x80000000 0x3f800001 0x00000000 0 0 -> 0x80000000 0x00000000 +01189 0x80000000 0x3f7fffff 0x00000000 0 0 -> 0x80000000 0x00000000 +01190 0x80000000 0x7f7fffff 0x00000000 0 0 -> 0x80000000 0x00000000 +01191 0x80000000 0x00800000 0x00000000 0 0 -> 0x80000000 0x00000000 +01192 0x80000000 0x00000001 0x00000000 0 0 -> 0x80000000 0x00000000 +01193 0x80000000 0x00000000 0x00000000 0 0 -> 0x7fc00000 0x00000800 +01194 0x80000000 0x80000000 0x00000000 0 0 -> 0x7fc00000 0x00000800 +01195 0x80000000 0x7f800000 0x00000000 0 0 -> 0x80000000 0x00000000 +01196 0x80000000 0xff800000 0x00000000 0 0 -> 0x00000000 0x00000000 +01197 0x80000000 0x7fc00000 0x00000000 0 0 -> 0xffc00000 0x00000000 +01198 0x80000000 0xc0490fdb 0x00000000 0 0 -> 0x00000000 0x00000000 +01199 0x80000000 0x40490fdb 0x00000000 0 0 -> 0x80000000 0x00000000 +01200 0x7f800000 0x3f800000 0x00000000 0 0 -> 0x7f800000 0x00000000 +01201 0x7f800000 0x40000000 0x00000000 0 0 -> 0x7f800000 0x00000000 +01202 0x7f800000 0x3f000000 0x00000000 0 0 -> 0x7f800000 0x00000000 +01203 0x7f800000 0x40800000 0x00000000 0 0 -> 0x7f800000 0x00000000 +01204 0x7f800000 0x3f800001 0x00000000 0 0 -> 0x7f800000 0x00000000 +01205 0x7f800000 0x3f7fffff 0x00000000 0 0 -> 0x7f800000 0x00000000 +01206 0x7f800000 0x7f7fffff 0x00000000 0 0 -> 0x7f800000 0x00000000 +01207 0x7f800000 0x00800000 0x00000000 0 0 -> 0x7f800000 0x00000000 +01208 0x7f800000 0x00000001 0x00000000 0 0 -> 0x7f800000 0x00000000 +01209 0x7f800000 0x00000000 0x00000000 0 0 -> 0x7f800000 0x00000000 +01210 0x7f800000 0x80000000 0x00000000 0 0 -> 0xff800000 0x00000000 +01211 0x7f800000 0x7f800000 0x00000000 0 0 -> 0x7fc00000 0x00000800 +01212 0x7f800000 0xff800000 0x00000000 0 0 -> 0x7fc00000 0x00000800 +01213 0x7f800000 0x7fc00000 0x00000000 0 0 -> 0xffc00000 0x00000000 +01214 0x7f800000 0xc0490fdb 0x00000000 0 0 -> 0xff800000 0x00000000 +01215 0x7f800000 0x40490fdb 0x00000000 0 0 -> 0x7f800000 0x00000000 +01216 0xff800000 0x3f800000 0x00000000 0 0 -> 0xff800000 0x00000000 +01217 0xff800000 0x40000000 0x00000000 0 0 -> 0xff800000 0x00000000 +01218 0xff800000 0x3f000000 0x00000000 0 0 -> 0xff800000 0x00000000 +01219 0xff800000 0x40800000 0x00000000 0 0 -> 0xff800000 0x00000000 +01220 0xff800000 0x3f800001 0x00000000 0 0 -> 0xff800000 0x00000000 +01221 0xff800000 0x3f7fffff 0x00000000 0 0 -> 0xff800000 0x00000000 +01222 0xff800000 0x7f7fffff 0x00000000 0 0 -> 0xff800000 0x00000000 +01223 0xff800000 0x00800000 0x00000000 0 0 -> 0xff800000 0x00000000 +01224 0xff800000 0x00000001 0x00000000 0 0 -> 0xff800000 0x00000000 +01225 0xff800000 0x00000000 0x00000000 0 0 -> 0xff800000 0x00000000 +01226 0xff800000 0x80000000 0x00000000 0 0 -> 0x7f800000 0x00000000 +01227 0xff800000 0x7f800000 0x00000000 0 0 -> 0x7fc00000 0x00000800 +01228 0xff800000 0xff800000 0x00000000 0 0 -> 0x7fc00000 0x00000800 +01229 0xff800000 0x7fc00000 0x00000000 0 0 -> 0xffc00000 0x00000000 +01230 0xff800000 0xc0490fdb 0x00000000 0 0 -> 0x7f800000 0x00000000 +01231 0xff800000 0x40490fdb 0x00000000 0 0 -> 0xff800000 0x00000000 +01232 0x7fc00000 0x3f800000 0x00000000 0 0 -> 0x7fc00000 0x00000000 +01233 0x7fc00000 0x40000000 0x00000000 0 0 -> 0x7fc00000 0x00000000 +01234 0x7fc00000 0x3f000000 0x00000000 0 0 -> 0x7fc00000 0x00000000 +01235 0x7fc00000 0x40800000 0x00000000 0 0 -> 0x7fc00000 0x00000000 +01236 0x7fc00000 0x3f800001 0x00000000 0 0 -> 0x7fc00000 0x00000000 +01237 0x7fc00000 0x3f7fffff 0x00000000 0 0 -> 0x7fc00000 0x00000000 +01238 0x7fc00000 0x7f7fffff 0x00000000 0 0 -> 0x7fc00000 0x00000000 +01239 0x7fc00000 0x00800000 0x00000000 0 0 -> 0x7fc00000 0x00000000 +01240 0x7fc00000 0x00000001 0x00000000 0 0 -> 0x7fc00000 0x00000000 +01241 0x7fc00000 0x00000000 0x00000000 0 0 -> 0x7fc00000 0x00000000 +01242 0x7fc00000 0x80000000 0x00000000 0 0 -> 0x7fc00000 0x00000000 +01243 0x7fc00000 0x7f800000 0x00000000 0 0 -> 0x7fc00000 0x00000000 +01244 0x7fc00000 0xff800000 0x00000000 0 0 -> 0x7fc00000 0x00000000 +01245 0x7fc00000 0x7fc00000 0x00000000 0 0 -> 0x7fc00000 0x00000000 +01246 0x7fc00000 0xc0490fdb 0x00000000 0 0 -> 0x7fc00000 0x00000000 +01247 0x7fc00000 0x40490fdb 0x00000000 0 0 -> 0x7fc00000 0x00000000 +01248 0xc0490fdb 0x3f800000 0x00000000 0 0 -> 0xc0490fdb 0x00000000 +01249 0xc0490fdb 0x40000000 0x00000000 0 0 -> 0xbfc90fdb 0x00000000 +01250 0xc0490fdb 0x3f000000 0x00000000 0 0 -> 0xc0c90fdb 0x00000000 +01251 0xc0490fdb 0x40800000 0x00000000 0 0 -> 0xbf490fdb 0x00000000 +01252 0xc0490fdb 0x3f800001 0x00000000 0 0 -> 0xc0490fd9 0x00000080 +01253 0xc0490fdb 0x3f7fffff 0x00000000 0 0 -> 0xc0490fdc 0x00000080 +01254 0xc0490fdb 0x7f7fffff 0x00000000 0 0 -> 0x806487ee 0x00000180 +01255 0xc0490fdb 0x00800000 0x00000000 0 0 -> 0xff490fdb 0x00000000 +01256 0xc0490fdb 0x00000001 0x00000000 0 0 -> 0xff800000 0x00000280 +01257 0xc0490fdb 0x00000000 0x00000000 0 0 -> 0xff800000 0x00000400 +01258 0xc0490fdb 0x80000000 0x00000000 0 0 -> 0x7f800000 0x00000400 +01259 0xc0490fdb 0x7f800000 0x00000000 0 0 -> 0x80000000 0x00000000 +01260 0xc0490fdb 0xff800000 0x00000000 0 0 -> 0x00000000 0x00000000 +01261 0xc0490fdb 0x7fc00000 0x00000000 0 0 -> 0xffc00000 0x00000000 +01262 0xc0490fdb 0xc0490fdb 0x00000000 0 0 -> 0x3f800000 0x00000000 +01263 0xc0490fdb 0x40490fdb 0x00000000 0 0 -> 0xbf800000 0x00000000 +01264 0x40490fdb 0x3f800000 0x00000000 0 0 -> 0x40490fdb 0x00000000 +01265 0x40490fdb 0x40000000 0x00000000 0 0 -> 0x3fc90fdb 0x00000000 +01266 0x40490fdb 0x3f000000 0x00000000 0 0 -> 0x40c90fdb 0x00000000 +01267 0x40490fdb 0x40800000 0x00000000 0 0 -> 0x3f490fdb 0x00000000 +01268 0x40490fdb 0x3f800001 0x00000000 0 0 -> 0x40490fd9 0x00000080 +01269 0x40490fdb 0x3f7fffff 0x00000000 0 0 -> 0x40490fdc 0x00000080 +01270 0x40490fdb 0x7f7fffff 0x00000000 0 0 -> 0x006487ee 0x00000180 +01271 0x40490fdb 0x00800000 0x00000000 0 0 -> 0x7f490fdb 0x00000000 +01272 0x40490fdb 0x00000001 0x00000000 0 0 -> 0x7f800000 0x00000280 +01273 0x40490fdb 0x00000000 0x00000000 0 0 -> 0x7f800000 0x00000400 +01274 0x40490fdb 0x80000000 0x00000000 0 0 -> 0xff800000 0x00000400 +01275 0x40490fdb 0x7f800000 0x00000000 0 0 -> 0x00000000 0x00000000 +01276 0x40490fdb 0xff800000 0x00000000 0 0 -> 0x80000000 0x00000000 +01277 0x40490fdb 0x7fc00000 0x00000000 0 0 -> 0xffc00000 0x00000000 +01278 0x40490fdb 0xc0490fdb 0x00000000 0 0 -> 0xbf800000 0x00000000 +01279 0x40490fdb 0x40490fdb 0x00000000 0 0 -> 0x3f800000 0x00000000 +01280 0x3f800000 0x00000000 0x00000000 0 0 -> 0x3f800000 0x00000000 +01281 0x40000000 0x00000000 0x00000000 0 0 -> 0x3fb504f3 0x00000080 +01282 0x3f000000 0x00000000 0x00000000 0 0 -> 0x3f3504f3 0x00000080 +01283 0x40800000 0x00000000 0x00000000 0 0 -> 0x40000000 0x00000000 +01284 0x3f800001 0x00000000 0x00000000 0 0 -> 0x3f800000 0x00000080 +01285 0x3f7fffff 0x00000000 0x00000000 0 0 -> 0x3f7fffff 0x00000080 +01286 0x7f7fffff 0x00000000 0x00000000 0 0 -> 0x5f7fffff 0x00000080 +01287 0x00800000 0x00000000 0x00000000 0 0 -> 0x20000000 0x00000000 +01288 0x00000001 0x00000000 0x00000000 0 0 -> 0x1a3504f3 0x00000080 +01289 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +01290 0x80000000 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000000 +01291 0x7f800000 0x00000000 0x00000000 0 0 -> 0x7f800000 0x00000000 +01292 0xff800000 0x00000000 0x00000000 0 0 -> 0x7fc00000 0x00000800 +01293 0x7fc00000 0x00000000 0x00000000 0 0 -> 0xffc00000 0x00000000 +01294 0xc0490fdb 0x00000000 0x00000000 0 0 -> 0x7fc00000 0x00000800 +01295 0x40490fdb 0x00000000 0x00000000 0 0 -> 0x3fe2dfc5 0x00000080 diff --git a/lp-xt/lp-xt-emu/tests/fixtures/fp/nan_payload.txt b/lp-xt/lp-xt-emu/tests/fixtures/fp/nan_payload.txt index d4ec7ab8c..ba82d9f81 100644 --- a/lp-xt/lp-xt-emu/tests/fixtures/fp/nan_payload.txt +++ b/lp-xt/lp-xt-emu/tests/fixtures/fp/nan_payload.txt @@ -3,681 +3,684 @@ # predicted: lp-xt-emu (host), BEFORE any hardware run — M6 P4, D2. # Never regenerate a row from device output: that inverts # the test into a tautology that passes forever. -# unknown: 280 of 658, by the policy field that closes them: -# 270 nan_propagation -# 10 default_generated_nan +# unknown: 0 of 658, by the policy field that closes them: # -# --- silicon provenance (M6 P6 fills this in) --- -# board: NOT RUN -# chip-rev: NOT RUN -# flash: NOT RUN -# mac: NOT RUN -# port: NOT RUN -# firmware: NOT RUN -# toolchain: NOT RUN -# date: NOT RUN +# --- silicon provenance (M6 P6 campaign) --- +# board: XIAO-class ESP32-S3 devkit +# chip-rev: esp32s3 v0.2 +# flash: 16 MB (flashed with --flash-size 8mb) +# mac: d8:3b:da:47:29:70 +# port: /dev/cu.usbmodem1201 at capture time (renumbers; identify by MAC) +# firmware: 4e7a3da28728, feature test_xt_fp_conformance +# toolchain: espup esp toolchain esp-14.2.0_20240906 (xtensa-esp32s3-elf-gcc 14.2.0) +# capture: tests/fixtures/fp/captures/families.txt +# date: 2026-07-31 +# +# Promoting these goldens from silicon was correct HERE — the emulator's +# predictions were committed first and the capture was diffed against them, +# which is what made the comparison meaningful. It is NOT a licence to +# refresh a golden from device output anywhere downstream: that inverts a +# test into a tautology that passes forever. # # columns: index op a b c imm fcr -> result fsr # result: a bit pattern, TRAP:, or UNKNOWN: -# fsr: UNKNOWN everywhere — FSR accumulates (measured, M6 P1) and its -# bit layout is architectural (ISA RM Table 4-48; see cpu::FSR_*), -# but WHICH operation raises WHICH flag is still open. Note the RM -# says current implementations raise none, and this silicon does. -00000 add.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00001 add.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00002 add.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00003 add.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00004 add.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00005 add.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00006 add.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00007 add.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00008 add.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00009 add.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00010 add.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00011 add.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00012 add.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00013 add.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00014 add.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00015 add.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00016 add.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00017 add.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00018 add.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00019 add.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00020 add.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00021 add.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00022 add.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00023 add.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00024 add.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00025 add.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00026 add.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00027 add.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00028 add.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00029 add.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00030 add.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00031 add.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00032 add.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00033 add.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00034 add.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00035 add.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00036 add.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00037 add.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00038 add.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00039 add.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00040 add.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00041 add.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00042 add.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00043 add.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00044 add.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00045 add.s 0xff800001 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00046 add.s 0x3f800000 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00047 add.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00048 add.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00049 add.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00050 add.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00051 add.s 0xff800001 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00052 add.s 0xc0000000 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00053 add.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00054 sub.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00055 sub.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00056 sub.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00057 sub.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00058 sub.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00059 sub.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00060 sub.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00061 sub.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00062 sub.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00063 sub.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00064 sub.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00065 sub.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00066 sub.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00067 sub.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00068 sub.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00069 sub.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00070 sub.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00071 sub.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00072 sub.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00073 sub.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00074 sub.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00075 sub.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00076 sub.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00077 sub.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00078 sub.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00079 sub.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00080 sub.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00081 sub.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00082 sub.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00083 sub.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00084 sub.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00085 sub.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00086 sub.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00087 sub.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00088 sub.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00089 sub.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00090 sub.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00091 sub.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00092 sub.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00093 sub.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00094 sub.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00095 sub.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00096 sub.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00097 sub.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00098 sub.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00099 sub.s 0xff800001 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00100 sub.s 0x3f800000 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00101 sub.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00102 sub.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00103 sub.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00104 sub.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00105 sub.s 0xff800001 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00106 sub.s 0xc0000000 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00107 sub.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00108 mul.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00109 mul.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00110 mul.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00111 mul.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00112 mul.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00113 mul.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00114 mul.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00115 mul.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00116 mul.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00117 mul.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00118 mul.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00119 mul.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00120 mul.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00121 mul.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00122 mul.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00123 mul.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00124 mul.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00125 mul.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00126 mul.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00127 mul.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00128 mul.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00129 mul.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00130 mul.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00131 mul.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00132 mul.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00133 mul.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00134 mul.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00135 mul.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00136 mul.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00137 mul.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00138 mul.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00139 mul.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00140 mul.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00141 mul.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00142 mul.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00143 mul.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00144 mul.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00145 mul.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00146 mul.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00147 mul.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00148 mul.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00149 mul.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00150 mul.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00151 mul.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00152 mul.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00153 mul.s 0xff800001 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00154 mul.s 0x3f800000 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00155 mul.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00156 mul.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00157 mul.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00158 mul.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00159 mul.s 0xff800001 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00160 mul.s 0xc0000000 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00161 mul.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00162 madd.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00163 madd.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00164 madd.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00165 madd.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00166 madd.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00167 madd.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00168 madd.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00169 madd.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00170 madd.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00171 madd.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00172 madd.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00173 madd.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00174 madd.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00175 madd.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00176 madd.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00177 madd.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00178 madd.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00179 madd.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00180 madd.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00181 madd.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00182 madd.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00183 madd.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00184 madd.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00185 madd.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00186 madd.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00187 madd.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00188 madd.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00189 madd.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00190 madd.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00191 madd.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00192 madd.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00193 madd.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00194 madd.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00195 madd.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00196 madd.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00197 madd.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00198 madd.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00199 madd.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00200 madd.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00201 madd.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00202 madd.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00203 madd.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00204 madd.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00205 madd.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00206 madd.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00207 madd.s 0xff800001 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00208 madd.s 0x3f800000 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00209 madd.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00210 madd.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00211 madd.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00212 madd.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00213 madd.s 0xff800001 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00214 madd.s 0xc0000000 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00215 madd.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00216 msub.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00217 msub.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00218 msub.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00219 msub.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00220 msub.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00221 msub.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00222 msub.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00223 msub.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00224 msub.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00225 msub.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00226 msub.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00227 msub.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00228 msub.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00229 msub.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00230 msub.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00231 msub.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00232 msub.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00233 msub.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00234 msub.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00235 msub.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00236 msub.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00237 msub.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00238 msub.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00239 msub.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00240 msub.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00241 msub.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00242 msub.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00243 msub.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00244 msub.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00245 msub.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00246 msub.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00247 msub.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00248 msub.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00249 msub.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00250 msub.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00251 msub.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00252 msub.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00253 msub.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00254 msub.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00255 msub.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00256 msub.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00257 msub.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00258 msub.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00259 msub.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00260 msub.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00261 msub.s 0xff800001 0x3f800000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00262 msub.s 0x3f800000 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00263 msub.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00264 msub.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00265 msub.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00266 msub.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00267 msub.s 0xff800001 0xc0000000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00268 msub.s 0xc0000000 0xff800001 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00269 msub.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> UNKNOWN:nan_propagation UNKNOWN:fsr_flag_bits -00270 oeq.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00271 oeq.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00272 oeq.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00273 oeq.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00274 oeq.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00275 oeq.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00276 oeq.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00277 oeq.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00278 oeq.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00279 oeq.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00280 oeq.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00281 oeq.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00282 oeq.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00283 oeq.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00284 oeq.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00285 oeq.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00286 oeq.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00287 oeq.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00288 oeq.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00289 oeq.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00290 oeq.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00291 oeq.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00292 oeq.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00293 oeq.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00294 oeq.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00295 oeq.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00296 oeq.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00297 oeq.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00298 oeq.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00299 oeq.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00300 oeq.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00301 oeq.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00302 oeq.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00303 oeq.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00304 oeq.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00305 oeq.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00306 oeq.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00307 oeq.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00308 oeq.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00309 oeq.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00310 oeq.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00311 oeq.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00312 oeq.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00313 oeq.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00314 oeq.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00315 oeq.s 0xff800001 0x3f800000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00316 oeq.s 0x3f800000 0xff800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00317 oeq.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00318 oeq.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00319 oeq.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00320 oeq.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00321 oeq.s 0xff800001 0xc0000000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00322 oeq.s 0xc0000000 0xff800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00323 oeq.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00324 olt.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00325 olt.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00326 olt.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00327 olt.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00328 olt.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00329 olt.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00330 olt.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00331 olt.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00332 olt.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00333 olt.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00334 olt.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00335 olt.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00336 olt.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00337 olt.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00338 olt.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00339 olt.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00340 olt.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00341 olt.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00342 olt.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00343 olt.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00344 olt.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00345 olt.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00346 olt.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00347 olt.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00348 olt.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00349 olt.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00350 olt.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00351 olt.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00352 olt.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00353 olt.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00354 olt.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00355 olt.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00356 olt.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00357 olt.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00358 olt.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00359 olt.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00360 olt.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00361 olt.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00362 olt.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00363 olt.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00364 olt.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00365 olt.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00366 olt.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00367 olt.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00368 olt.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00369 olt.s 0xff800001 0x3f800000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00370 olt.s 0x3f800000 0xff800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00371 olt.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00372 olt.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00373 olt.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00374 olt.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00375 olt.s 0xff800001 0xc0000000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00376 olt.s 0xc0000000 0xff800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00377 olt.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00378 ole.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00379 ole.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00380 ole.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00381 ole.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00382 ole.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00383 ole.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00384 ole.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00385 ole.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00386 ole.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00387 ole.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00388 ole.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00389 ole.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00390 ole.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00391 ole.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00392 ole.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00393 ole.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00394 ole.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00395 ole.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00396 ole.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00397 ole.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00398 ole.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00399 ole.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00400 ole.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00401 ole.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00402 ole.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00403 ole.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00404 ole.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00405 ole.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00406 ole.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00407 ole.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00408 ole.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00409 ole.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00410 ole.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00411 ole.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00412 ole.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00413 ole.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00414 ole.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00415 ole.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00416 ole.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00417 ole.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00418 ole.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00419 ole.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00420 ole.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00421 ole.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00422 ole.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00423 ole.s 0xff800001 0x3f800000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00424 ole.s 0x3f800000 0xff800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00425 ole.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00426 ole.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00427 ole.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00428 ole.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00429 ole.s 0xff800001 0xc0000000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00430 ole.s 0xc0000000 0xff800001 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00431 ole.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00432 ueq.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00433 ueq.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00434 ueq.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00435 ueq.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00436 ueq.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00437 ueq.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00438 ueq.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00439 ueq.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00440 ueq.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00441 ueq.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00442 ueq.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00443 ueq.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00444 ueq.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00445 ueq.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00446 ueq.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00447 ueq.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00448 ueq.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00449 ueq.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00450 ueq.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00451 ueq.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00452 ueq.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00453 ueq.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00454 ueq.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00455 ueq.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00456 ueq.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00457 ueq.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00458 ueq.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00459 ueq.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00460 ueq.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00461 ueq.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00462 ueq.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00463 ueq.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00464 ueq.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00465 ueq.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00466 ueq.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00467 ueq.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00468 ueq.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00469 ueq.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00470 ueq.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00471 ueq.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00472 ueq.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00473 ueq.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00474 ueq.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00475 ueq.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00476 ueq.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00477 ueq.s 0xff800001 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00478 ueq.s 0x3f800000 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00479 ueq.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00480 ueq.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00481 ueq.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00482 ueq.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00483 ueq.s 0xff800001 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00484 ueq.s 0xc0000000 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00485 ueq.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00486 ult.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00487 ult.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00488 ult.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00489 ult.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00490 ult.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00491 ult.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00492 ult.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00493 ult.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00494 ult.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00495 ult.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00496 ult.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00497 ult.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00498 ult.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00499 ult.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00500 ult.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00501 ult.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00502 ult.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00503 ult.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00504 ult.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00505 ult.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00506 ult.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00507 ult.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00508 ult.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00509 ult.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00510 ult.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00511 ult.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00512 ult.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00513 ult.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00514 ult.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00515 ult.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00516 ult.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00517 ult.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00518 ult.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00519 ult.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00520 ult.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00521 ult.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00522 ult.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00523 ult.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00524 ult.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00525 ult.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00526 ult.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00527 ult.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00528 ult.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00529 ult.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00530 ult.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00531 ult.s 0xff800001 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00532 ult.s 0x3f800000 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00533 ult.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00534 ult.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00535 ult.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00536 ult.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00537 ult.s 0xff800001 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00538 ult.s 0xc0000000 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00539 ult.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00540 ule.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00541 ule.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00542 ule.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00543 ule.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00544 ule.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00545 ule.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00546 ule.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00547 ule.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00548 ule.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00549 ule.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00550 ule.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00551 ule.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00552 ule.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00553 ule.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00554 ule.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00555 ule.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00556 ule.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00557 ule.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00558 ule.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00559 ule.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00560 ule.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00561 ule.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00562 ule.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00563 ule.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00564 ule.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00565 ule.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00566 ule.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00567 ule.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00568 ule.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00569 ule.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00570 ule.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00571 ule.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00572 ule.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00573 ule.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00574 ule.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00575 ule.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00576 ule.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00577 ule.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00578 ule.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00579 ule.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00580 ule.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00581 ule.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00582 ule.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00583 ule.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00584 ule.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00585 ule.s 0xff800001 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00586 ule.s 0x3f800000 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00587 ule.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00588 ule.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00589 ule.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00590 ule.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00591 ule.s 0xff800001 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00592 ule.s 0xc0000000 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00593 ule.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00594 un.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00595 un.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00596 un.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00597 un.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00598 un.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00599 un.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00600 un.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00601 un.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00602 un.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00603 un.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00604 un.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00605 un.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00606 un.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00607 un.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00608 un.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00609 un.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00610 un.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00611 un.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00612 un.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00613 un.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00614 un.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00615 un.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00616 un.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00617 un.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00618 un.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00619 un.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00620 un.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00621 un.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00622 un.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00623 un.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00624 un.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00625 un.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00626 un.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00627 un.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00628 un.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00629 un.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00630 un.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00631 un.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00632 un.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00633 un.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00634 un.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00635 un.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00636 un.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00637 un.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00638 un.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00639 un.s 0xff800001 0x3f800000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00640 un.s 0x3f800000 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00641 un.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00642 un.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00643 un.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00644 un.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00645 un.s 0xff800001 0xc0000000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00646 un.s 0xc0000000 0xff800001 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00647 un.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00648 add.s 0x7f800000 0xff800000 0x3f800000 0 0 -> UNKNOWN:default_generated_nan UNKNOWN:fsr_flag_bits -00649 add.s 0xff800000 0x7f800000 0x3f800000 0 0 -> UNKNOWN:default_generated_nan UNKNOWN:fsr_flag_bits -00650 sub.s 0x7f800000 0x7f800000 0x3f800000 0 0 -> UNKNOWN:default_generated_nan UNKNOWN:fsr_flag_bits -00651 sub.s 0xff800000 0xff800000 0x3f800000 0 0 -> UNKNOWN:default_generated_nan UNKNOWN:fsr_flag_bits -00652 mul.s 0x7f800000 0x00000000 0x3f800000 0 0 -> UNKNOWN:default_generated_nan UNKNOWN:fsr_flag_bits -00653 mul.s 0x00000000 0x7f800000 0x3f800000 0 0 -> UNKNOWN:default_generated_nan UNKNOWN:fsr_flag_bits -00654 mul.s 0xff800000 0x00000000 0x3f800000 0 0 -> UNKNOWN:default_generated_nan UNKNOWN:fsr_flag_bits -00655 mul.s 0x00000000 0xff800000 0x3f800000 0 0 -> UNKNOWN:default_generated_nan UNKNOWN:fsr_flag_bits -00656 mul.s 0x7f800000 0x80000000 0x3f800000 0 0 -> UNKNOWN:default_generated_nan UNKNOWN:fsr_flag_bits -00657 mul.s 0x80000000 0x7f800000 0x3f800000 0 0 -> UNKNOWN:default_generated_nan UNKNOWN:fsr_flag_bits +# fsr: the predicted FSR after the vector, cleared before it — a +# first-class prediction since P6 measured the flag semantics. +00000 add.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00001 add.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00002 add.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00003 add.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00004 add.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00005 add.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00006 add.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00007 add.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00008 add.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00009 add.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00010 add.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00011 add.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00012 add.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00013 add.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00014 add.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00015 add.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00016 add.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00017 add.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00018 add.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00019 add.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00020 add.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00021 add.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00022 add.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00023 add.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00024 add.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00025 add.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00026 add.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00027 add.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00028 add.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00029 add.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00030 add.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00031 add.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00032 add.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00033 add.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00034 add.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00035 add.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00036 add.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00037 add.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00038 add.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00039 add.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00040 add.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00041 add.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00042 add.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00043 add.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00044 add.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00045 add.s 0xff800001 0x3f800000 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00046 add.s 0x3f800000 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00047 add.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00048 add.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00049 add.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00050 add.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00051 add.s 0xff800001 0xc0000000 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00052 add.s 0xc0000000 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00053 add.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00054 sub.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00055 sub.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00056 sub.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00057 sub.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00058 sub.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00059 sub.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00060 sub.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00061 sub.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00062 sub.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00063 sub.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00064 sub.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00065 sub.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00066 sub.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00067 sub.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00068 sub.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00069 sub.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00070 sub.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00071 sub.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00072 sub.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00073 sub.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00074 sub.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00075 sub.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00076 sub.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00077 sub.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00078 sub.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00079 sub.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00080 sub.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00081 sub.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00082 sub.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00083 sub.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00084 sub.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00085 sub.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00086 sub.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00087 sub.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00088 sub.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00089 sub.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00090 sub.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00091 sub.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00092 sub.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00093 sub.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00094 sub.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00095 sub.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00096 sub.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00097 sub.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00098 sub.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00099 sub.s 0xff800001 0x3f800000 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00100 sub.s 0x3f800000 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00101 sub.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00102 sub.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00103 sub.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00104 sub.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00105 sub.s 0xff800001 0xc0000000 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00106 sub.s 0xc0000000 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00107 sub.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00108 mul.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00109 mul.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00110 mul.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00111 mul.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00112 mul.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00113 mul.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00114 mul.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00115 mul.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00116 mul.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00117 mul.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00118 mul.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00119 mul.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00120 mul.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00121 mul.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00122 mul.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00123 mul.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00124 mul.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00125 mul.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00126 mul.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00127 mul.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00128 mul.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00129 mul.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00130 mul.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00131 mul.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00132 mul.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00133 mul.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00134 mul.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00135 mul.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00136 mul.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00137 mul.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00138 mul.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00139 mul.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00140 mul.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00141 mul.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00142 mul.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00143 mul.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00144 mul.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00145 mul.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00146 mul.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00147 mul.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00148 mul.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00149 mul.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00150 mul.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00151 mul.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00152 mul.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00153 mul.s 0xff800001 0x3f800000 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00154 mul.s 0x3f800000 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00155 mul.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00156 mul.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00157 mul.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00158 mul.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00159 mul.s 0xff800001 0xc0000000 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00160 mul.s 0xc0000000 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00161 mul.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00162 madd.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00163 madd.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00164 madd.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00165 madd.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00166 madd.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00167 madd.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00168 madd.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00169 madd.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00170 madd.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00171 madd.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00172 madd.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00173 madd.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00174 madd.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00175 madd.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00176 madd.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00177 madd.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00178 madd.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00179 madd.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00180 madd.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00181 madd.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00182 madd.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00183 madd.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00184 madd.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00185 madd.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00186 madd.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00187 madd.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00188 madd.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00189 madd.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00190 madd.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00191 madd.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00192 madd.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00193 madd.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00194 madd.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00195 madd.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00196 madd.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00197 madd.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00198 madd.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00199 madd.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00200 madd.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00201 madd.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00202 madd.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00203 madd.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00204 madd.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00205 madd.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00206 madd.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00207 madd.s 0xff800001 0x3f800000 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00208 madd.s 0x3f800000 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00209 madd.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00210 madd.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00211 madd.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00212 madd.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00213 madd.s 0xff800001 0xc0000000 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00214 madd.s 0xc0000000 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00215 madd.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00216 msub.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00217 msub.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00218 msub.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00219 msub.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00220 msub.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00221 msub.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00222 msub.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00223 msub.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000000 +00224 msub.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00225 msub.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00226 msub.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00227 msub.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00228 msub.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00229 msub.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00230 msub.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00231 msub.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00232 msub.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> 0x7fd5aa55 0x00000000 +00233 msub.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00234 msub.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00235 msub.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00236 msub.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00237 msub.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00238 msub.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00239 msub.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00240 msub.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00241 msub.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> 0xffc00000 0x00000000 +00242 msub.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00243 msub.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00244 msub.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00245 msub.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00246 msub.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00247 msub.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00248 msub.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00249 msub.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00250 msub.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> 0x7fc00001 0x00000800 +00251 msub.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00252 msub.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00253 msub.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00254 msub.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00255 msub.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00256 msub.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00257 msub.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00258 msub.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00259 msub.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> 0x7fe5a5a5 0x00000800 +00260 msub.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00261 msub.s 0xff800001 0x3f800000 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00262 msub.s 0x3f800000 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00263 msub.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00264 msub.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00265 msub.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00266 msub.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00267 msub.s 0xff800001 0xc0000000 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00268 msub.s 0xc0000000 0xff800001 0x3f800000 0 0 -> 0xffc00001 0x00000800 +00269 msub.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00270 oeq.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> 0x00000000 0x00000000 +00271 oeq.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> 0x00000000 0x00000000 +00272 oeq.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 0x00000000 +00273 oeq.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000000 0x00000000 +00274 oeq.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> 0x00000000 0x00000000 +00275 oeq.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 0x00000000 +00276 oeq.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> 0x00000000 0x00000000 +00277 oeq.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> 0x00000000 0x00000000 +00278 oeq.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 0x00000000 +00279 oeq.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> 0x00000000 0x00000000 +00280 oeq.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 0x00000000 +00281 oeq.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000000 0x00000000 +00282 oeq.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> 0x00000000 0x00000000 +00283 oeq.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 0x00000000 +00284 oeq.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000000 0x00000000 +00285 oeq.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> 0x00000000 0x00000000 +00286 oeq.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 0x00000000 +00287 oeq.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000000 0x00000000 +00288 oeq.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> 0x00000000 0x00000000 +00289 oeq.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> 0x00000000 0x00000000 +00290 oeq.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00291 oeq.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000000 0x00000000 +00292 oeq.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> 0x00000000 0x00000000 +00293 oeq.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00294 oeq.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> 0x00000000 0x00000000 +00295 oeq.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> 0x00000000 0x00000000 +00296 oeq.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00297 oeq.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00298 oeq.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00299 oeq.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 0x00000800 +00300 oeq.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> 0x00000000 0x00000800 +00301 oeq.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00302 oeq.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 0x00000800 +00303 oeq.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00304 oeq.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00305 oeq.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 0x00000800 +00306 oeq.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00307 oeq.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 0x00000800 +00308 oeq.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00309 oeq.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> 0x00000000 0x00000800 +00310 oeq.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 0x00000800 +00311 oeq.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00312 oeq.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00313 oeq.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 0x00000800 +00314 oeq.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00315 oeq.s 0xff800001 0x3f800000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00316 oeq.s 0x3f800000 0xff800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00317 oeq.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00318 oeq.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> 0x00000000 0x00000800 +00319 oeq.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00320 oeq.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00321 oeq.s 0xff800001 0xc0000000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00322 oeq.s 0xc0000000 0xff800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00323 oeq.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00324 olt.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00325 olt.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00326 olt.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 0x00000800 +00327 olt.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000000 0x00000800 +00328 olt.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00329 olt.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 0x00000800 +00330 olt.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00331 olt.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00332 olt.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 0x00000800 +00333 olt.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00334 olt.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 0x00000800 +00335 olt.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00336 olt.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> 0x00000000 0x00000800 +00337 olt.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 0x00000800 +00338 olt.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00339 olt.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00340 olt.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 0x00000800 +00341 olt.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00342 olt.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00343 olt.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00344 olt.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00345 olt.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000000 0x00000800 +00346 olt.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00347 olt.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00348 olt.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00349 olt.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00350 olt.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00351 olt.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00352 olt.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00353 olt.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 0x00000800 +00354 olt.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> 0x00000000 0x00000800 +00355 olt.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00356 olt.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 0x00000800 +00357 olt.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00358 olt.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00359 olt.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 0x00000800 +00360 olt.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00361 olt.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 0x00000800 +00362 olt.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00363 olt.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> 0x00000000 0x00000800 +00364 olt.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 0x00000800 +00365 olt.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00366 olt.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00367 olt.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 0x00000800 +00368 olt.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00369 olt.s 0xff800001 0x3f800000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00370 olt.s 0x3f800000 0xff800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00371 olt.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00372 olt.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> 0x00000000 0x00000800 +00373 olt.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00374 olt.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00375 olt.s 0xff800001 0xc0000000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00376 olt.s 0xc0000000 0xff800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00377 olt.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00378 ole.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00379 ole.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00380 ole.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 0x00000800 +00381 ole.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000000 0x00000800 +00382 ole.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00383 ole.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 0x00000800 +00384 ole.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00385 ole.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00386 ole.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 0x00000800 +00387 ole.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00388 ole.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 0x00000800 +00389 ole.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00390 ole.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> 0x00000000 0x00000800 +00391 ole.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 0x00000800 +00392 ole.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00393 ole.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00394 ole.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000000 0x00000800 +00395 ole.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00396 ole.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00397 ole.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00398 ole.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00399 ole.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000000 0x00000800 +00400 ole.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00401 ole.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00402 ole.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00403 ole.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00404 ole.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00405 ole.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00406 ole.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00407 ole.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 0x00000800 +00408 ole.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> 0x00000000 0x00000800 +00409 ole.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00410 ole.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 0x00000800 +00411 ole.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00412 ole.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00413 ole.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 0x00000800 +00414 ole.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00415 ole.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 0x00000800 +00416 ole.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00417 ole.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> 0x00000000 0x00000800 +00418 ole.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 0x00000800 +00419 ole.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00420 ole.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00421 ole.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000000 0x00000800 +00422 ole.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00423 ole.s 0xff800001 0x3f800000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00424 ole.s 0x3f800000 0xff800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00425 ole.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00426 ole.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> 0x00000000 0x00000800 +00427 ole.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00428 ole.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00429 ole.s 0xff800001 0xc0000000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00430 ole.s 0xc0000000 0xff800001 0x3f800000 0 0 -> 0x00000000 0x00000800 +00431 ole.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000000 0x00000800 +00432 ueq.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00433 ueq.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00434 ueq.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00435 ueq.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000000 +00436 ueq.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00437 ueq.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00438 ueq.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00439 ueq.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00440 ueq.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00441 ueq.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00442 ueq.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00443 ueq.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00444 ueq.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000000 +00445 ueq.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00446 ueq.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00447 ueq.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00448 ueq.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00449 ueq.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00450 ueq.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00451 ueq.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00452 ueq.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00453 ueq.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000000 +00454 ueq.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00455 ueq.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00456 ueq.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00457 ueq.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00458 ueq.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00459 ueq.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00460 ueq.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00461 ueq.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00462 ueq.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000800 +00463 ueq.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00464 ueq.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00465 ueq.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00466 ueq.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00467 ueq.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00468 ueq.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00469 ueq.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00470 ueq.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00471 ueq.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000800 +00472 ueq.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00473 ueq.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00474 ueq.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00475 ueq.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00476 ueq.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00477 ueq.s 0xff800001 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00478 ueq.s 0x3f800000 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00479 ueq.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00480 ueq.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000800 +00481 ueq.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00482 ueq.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00483 ueq.s 0xff800001 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00484 ueq.s 0xc0000000 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00485 ueq.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00486 ult.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00487 ult.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00488 ult.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00489 ult.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000000 +00490 ult.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00491 ult.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00492 ult.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00493 ult.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00494 ult.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00495 ult.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00496 ult.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00497 ult.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00498 ult.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000000 +00499 ult.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00500 ult.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00501 ult.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00502 ult.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00503 ult.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00504 ult.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00505 ult.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00506 ult.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00507 ult.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000000 +00508 ult.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00509 ult.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00510 ult.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00511 ult.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00512 ult.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00513 ult.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00514 ult.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00515 ult.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00516 ult.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000800 +00517 ult.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00518 ult.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00519 ult.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00520 ult.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00521 ult.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00522 ult.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00523 ult.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00524 ult.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00525 ult.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000800 +00526 ult.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00527 ult.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00528 ult.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00529 ult.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00530 ult.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00531 ult.s 0xff800001 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00532 ult.s 0x3f800000 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00533 ult.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00534 ult.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000800 +00535 ult.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00536 ult.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00537 ult.s 0xff800001 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00538 ult.s 0xc0000000 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00539 ult.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00540 ule.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00541 ule.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00542 ule.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00543 ule.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000000 +00544 ule.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00545 ule.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00546 ule.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00547 ule.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00548 ule.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00549 ule.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00550 ule.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00551 ule.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00552 ule.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000000 +00553 ule.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00554 ule.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00555 ule.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00556 ule.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00557 ule.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00558 ule.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00559 ule.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00560 ule.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00561 ule.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000000 +00562 ule.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00563 ule.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00564 ule.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00565 ule.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00566 ule.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00567 ule.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00568 ule.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00569 ule.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00570 ule.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000800 +00571 ule.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00572 ule.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00573 ule.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00574 ule.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00575 ule.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00576 ule.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00577 ule.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00578 ule.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00579 ule.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000800 +00580 ule.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00581 ule.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00582 ule.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00583 ule.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00584 ule.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00585 ule.s 0xff800001 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00586 ule.s 0x3f800000 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00587 ule.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00588 ule.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000800 +00589 ule.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00590 ule.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00591 ule.s 0xff800001 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00592 ule.s 0xc0000000 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00593 ule.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00594 un.s 0x7fc00000 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00595 un.s 0x3f800000 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00596 un.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00597 un.s 0x7fc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000000 +00598 un.s 0x40490fdb 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00599 un.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00600 un.s 0x7fc00000 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00601 un.s 0xc0000000 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00602 un.s 0x7fc00000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00603 un.s 0x7fd5aa55 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00604 un.s 0x3f800000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00605 un.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00606 un.s 0x7fd5aa55 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000000 +00607 un.s 0x40490fdb 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00608 un.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00609 un.s 0x7fd5aa55 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00610 un.s 0xc0000000 0x7fd5aa55 0x3f800000 0 0 -> 0x00000001 0x00000000 +00611 un.s 0x7fd5aa55 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00612 un.s 0xffc00000 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00613 un.s 0x3f800000 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00614 un.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00615 un.s 0xffc00000 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000000 +00616 un.s 0x40490fdb 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00617 un.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00618 un.s 0xffc00000 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00619 un.s 0xc0000000 0xffc00000 0x3f800000 0 0 -> 0x00000001 0x00000000 +00620 un.s 0xffc00000 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00621 un.s 0x7f800001 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00622 un.s 0x3f800000 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00623 un.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00624 un.s 0x7f800001 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000800 +00625 un.s 0x40490fdb 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00626 un.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00627 un.s 0x7f800001 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00628 un.s 0xc0000000 0x7f800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00629 un.s 0x7f800001 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00630 un.s 0x7fa5a5a5 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00631 un.s 0x3f800000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00632 un.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00633 un.s 0x7fa5a5a5 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000800 +00634 un.s 0x40490fdb 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00635 un.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00636 un.s 0x7fa5a5a5 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00637 un.s 0xc0000000 0x7fa5a5a5 0x3f800000 0 0 -> 0x00000001 0x00000800 +00638 un.s 0x7fa5a5a5 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00639 un.s 0xff800001 0x3f800000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00640 un.s 0x3f800000 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00641 un.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00642 un.s 0xff800001 0x40490fdb 0x3f800000 0 0 -> 0x00000001 0x00000800 +00643 un.s 0x40490fdb 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00644 un.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00645 un.s 0xff800001 0xc0000000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00646 un.s 0xc0000000 0xff800001 0x3f800000 0 0 -> 0x00000001 0x00000800 +00647 un.s 0xff800001 0x7fc00000 0x3f800000 0 0 -> 0x00000001 0x00000800 +00648 add.s 0x7f800000 0xff800000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00649 add.s 0xff800000 0x7f800000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00650 sub.s 0x7f800000 0x7f800000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00651 sub.s 0xff800000 0xff800000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00652 mul.s 0x7f800000 0x00000000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00653 mul.s 0x00000000 0x7f800000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00654 mul.s 0xff800000 0x00000000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00655 mul.s 0x00000000 0xff800000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00656 mul.s 0x7f800000 0x80000000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 +00657 mul.s 0x80000000 0x7f800000 0x3f800000 0 0 -> 0x7fc00000 0x00000800 diff --git a/lp-xt/lp-xt-emu/tests/fixtures/fp/rounding.txt b/lp-xt/lp-xt-emu/tests/fixtures/fp/rounding.txt index 502c50900..e59123d00 100644 --- a/lp-xt/lp-xt-emu/tests/fixtures/fp/rounding.txt +++ b/lp-xt/lp-xt-emu/tests/fixtures/fp/rounding.txt @@ -3,2614 +3,2618 @@ # predicted: lp-xt-emu (host), BEFORE any hardware run — M6 P4, D2. # Never regenerate a row from device output: that inverts # the test into a tautology that passes forever. -# unknown: 1944 of 2592, by the policy field that closes them: -# 1944 fcr_rounding_honored +# unknown: 0 of 2592, by the policy field that closes them: # -# --- silicon provenance (M6 P6 fills this in) --- -# board: NOT RUN -# chip-rev: NOT RUN -# flash: NOT RUN -# mac: NOT RUN -# port: NOT RUN -# firmware: NOT RUN -# toolchain: NOT RUN -# date: NOT RUN +# --- silicon provenance (M6 P6 campaign) --- +# board: XIAO-class ESP32-S3 devkit +# chip-rev: esp32s3 v0.2 +# flash: 16 MB (flashed with --flash-size 8mb) +# mac: d8:3b:da:47:29:70 +# port: /dev/cu.usbmodem1201 at capture time (renumbers; identify by MAC) +# firmware: 4e7a3da28728, feature test_xt_fp_conformance +# toolchain: espup esp toolchain esp-14.2.0_20240906 (xtensa-esp32s3-elf-gcc 14.2.0) +# capture: tests/fixtures/fp/captures/families.txt +# date: 2026-07-31 +# +# Promoting these goldens from silicon was correct HERE — the emulator's +# predictions were committed first and the capture was diffed against them, +# which is what made the comparison meaningful. It is NOT a licence to +# refresh a golden from device output anywhere downstream: that inverts a +# test into a tautology that passes forever. # # columns: index op a b c imm fcr -> result fsr # result: a bit pattern, TRAP:, or UNKNOWN: -# fsr: UNKNOWN everywhere — FSR accumulates (measured, M6 P1) and its -# bit layout is architectural (ISA RM Table 4-48; see cpu::FSR_*), -# but WHICH operation raises WHICH flag is still open. Note the RM -# says current implementations raise none, and this silicon does. -00000 add.s 0x3f800000 0x33800000 0x00000000 0 0 -> 0x3f800000 UNKNOWN:fsr_flag_bits -00001 add.s 0x3f800000 0x337fffff 0x00000000 0 0 -> 0x3f800000 UNKNOWN:fsr_flag_bits -00002 add.s 0x3f800000 0x33800001 0x00000000 0 0 -> 0x3f800001 UNKNOWN:fsr_flag_bits -00003 add.s 0xbf800000 0xb3800000 0x00000000 0 0 -> 0xbf800000 UNKNOWN:fsr_flag_bits -00004 add.s 0xbf800000 0xb37fffff 0x00000000 0 0 -> 0xbf800000 UNKNOWN:fsr_flag_bits -00005 add.s 0xbf800000 0xb3800001 0x00000000 0 0 -> 0xbf800001 UNKNOWN:fsr_flag_bits -00006 add.s 0x3f800001 0x33800000 0x00000000 0 0 -> 0x3f800002 UNKNOWN:fsr_flag_bits -00007 add.s 0x3f800001 0x337fffff 0x00000000 0 0 -> 0x3f800001 UNKNOWN:fsr_flag_bits -00008 add.s 0x3f800001 0x33800001 0x00000000 0 0 -> 0x3f800002 UNKNOWN:fsr_flag_bits -00009 add.s 0xbf800001 0xb3800000 0x00000000 0 0 -> 0xbf800002 UNKNOWN:fsr_flag_bits -00010 add.s 0xbf800001 0xb37fffff 0x00000000 0 0 -> 0xbf800001 UNKNOWN:fsr_flag_bits -00011 add.s 0xbf800001 0xb3800001 0x00000000 0 0 -> 0xbf800002 UNKNOWN:fsr_flag_bits -00012 add.s 0x3fc00000 0x33800000 0x00000000 0 0 -> 0x3fc00000 UNKNOWN:fsr_flag_bits -00013 add.s 0x3fc00000 0x337fffff 0x00000000 0 0 -> 0x3fc00000 UNKNOWN:fsr_flag_bits -00014 add.s 0x3fc00000 0x33800001 0x00000000 0 0 -> 0x3fc00001 UNKNOWN:fsr_flag_bits -00015 add.s 0xbfc00000 0xb3800000 0x00000000 0 0 -> 0xbfc00000 UNKNOWN:fsr_flag_bits -00016 add.s 0xbfc00000 0xb37fffff 0x00000000 0 0 -> 0xbfc00000 UNKNOWN:fsr_flag_bits -00017 add.s 0xbfc00000 0xb3800001 0x00000000 0 0 -> 0xbfc00001 UNKNOWN:fsr_flag_bits -00018 add.s 0x3fffffff 0x33800000 0x00000000 0 0 -> 0x40000000 UNKNOWN:fsr_flag_bits -00019 add.s 0x3fffffff 0x337fffff 0x00000000 0 0 -> 0x3fffffff UNKNOWN:fsr_flag_bits -00020 add.s 0x3fffffff 0x33800001 0x00000000 0 0 -> 0x40000000 UNKNOWN:fsr_flag_bits -00021 add.s 0xbfffffff 0xb3800000 0x00000000 0 0 -> 0xc0000000 UNKNOWN:fsr_flag_bits -00022 add.s 0xbfffffff 0xb37fffff 0x00000000 0 0 -> 0xbfffffff UNKNOWN:fsr_flag_bits -00023 add.s 0xbfffffff 0xb3800001 0x00000000 0 0 -> 0xc0000000 UNKNOWN:fsr_flag_bits -00024 add.s 0x3f800002 0x33800000 0x00000000 0 0 -> 0x3f800002 UNKNOWN:fsr_flag_bits -00025 add.s 0x3f800002 0x337fffff 0x00000000 0 0 -> 0x3f800002 UNKNOWN:fsr_flag_bits -00026 add.s 0x3f800002 0x33800001 0x00000000 0 0 -> 0x3f800003 UNKNOWN:fsr_flag_bits -00027 add.s 0xbf800002 0xb3800000 0x00000000 0 0 -> 0xbf800002 UNKNOWN:fsr_flag_bits -00028 add.s 0xbf800002 0xb37fffff 0x00000000 0 0 -> 0xbf800002 UNKNOWN:fsr_flag_bits -00029 add.s 0xbf800002 0xb3800001 0x00000000 0 0 -> 0xbf800003 UNKNOWN:fsr_flag_bits -00030 add.s 0x3f800003 0x33800000 0x00000000 0 0 -> 0x3f800004 UNKNOWN:fsr_flag_bits -00031 add.s 0x3f800003 0x337fffff 0x00000000 0 0 -> 0x3f800003 UNKNOWN:fsr_flag_bits -00032 add.s 0x3f800003 0x33800001 0x00000000 0 0 -> 0x3f800004 UNKNOWN:fsr_flag_bits -00033 add.s 0xbf800003 0xb3800000 0x00000000 0 0 -> 0xbf800004 UNKNOWN:fsr_flag_bits -00034 add.s 0xbf800003 0xb37fffff 0x00000000 0 0 -> 0xbf800003 UNKNOWN:fsr_flag_bits -00035 add.s 0xbf800003 0xb3800001 0x00000000 0 0 -> 0xbf800004 UNKNOWN:fsr_flag_bits -00036 add.s 0x41000000 0x35000000 0x00000000 0 0 -> 0x41000000 UNKNOWN:fsr_flag_bits -00037 add.s 0x41000000 0x34ffffff 0x00000000 0 0 -> 0x41000000 UNKNOWN:fsr_flag_bits -00038 add.s 0x41000000 0x35000001 0x00000000 0 0 -> 0x41000001 UNKNOWN:fsr_flag_bits -00039 add.s 0xc1000000 0xb5000000 0x00000000 0 0 -> 0xc1000000 UNKNOWN:fsr_flag_bits -00040 add.s 0xc1000000 0xb4ffffff 0x00000000 0 0 -> 0xc1000000 UNKNOWN:fsr_flag_bits -00041 add.s 0xc1000000 0xb5000001 0x00000000 0 0 -> 0xc1000001 UNKNOWN:fsr_flag_bits -00042 add.s 0x41000001 0x35000000 0x00000000 0 0 -> 0x41000002 UNKNOWN:fsr_flag_bits -00043 add.s 0x41000001 0x34ffffff 0x00000000 0 0 -> 0x41000001 UNKNOWN:fsr_flag_bits -00044 add.s 0x41000001 0x35000001 0x00000000 0 0 -> 0x41000002 UNKNOWN:fsr_flag_bits -00045 add.s 0xc1000001 0xb5000000 0x00000000 0 0 -> 0xc1000002 UNKNOWN:fsr_flag_bits -00046 add.s 0xc1000001 0xb4ffffff 0x00000000 0 0 -> 0xc1000001 UNKNOWN:fsr_flag_bits -00047 add.s 0xc1000001 0xb5000001 0x00000000 0 0 -> 0xc1000002 UNKNOWN:fsr_flag_bits -00048 add.s 0x41400000 0x35000000 0x00000000 0 0 -> 0x41400000 UNKNOWN:fsr_flag_bits -00049 add.s 0x41400000 0x34ffffff 0x00000000 0 0 -> 0x41400000 UNKNOWN:fsr_flag_bits -00050 add.s 0x41400000 0x35000001 0x00000000 0 0 -> 0x41400001 UNKNOWN:fsr_flag_bits -00051 add.s 0xc1400000 0xb5000000 0x00000000 0 0 -> 0xc1400000 UNKNOWN:fsr_flag_bits -00052 add.s 0xc1400000 0xb4ffffff 0x00000000 0 0 -> 0xc1400000 UNKNOWN:fsr_flag_bits -00053 add.s 0xc1400000 0xb5000001 0x00000000 0 0 -> 0xc1400001 UNKNOWN:fsr_flag_bits -00054 add.s 0x417fffff 0x35000000 0x00000000 0 0 -> 0x41800000 UNKNOWN:fsr_flag_bits -00055 add.s 0x417fffff 0x34ffffff 0x00000000 0 0 -> 0x417fffff UNKNOWN:fsr_flag_bits -00056 add.s 0x417fffff 0x35000001 0x00000000 0 0 -> 0x41800000 UNKNOWN:fsr_flag_bits -00057 add.s 0xc17fffff 0xb5000000 0x00000000 0 0 -> 0xc1800000 UNKNOWN:fsr_flag_bits -00058 add.s 0xc17fffff 0xb4ffffff 0x00000000 0 0 -> 0xc17fffff UNKNOWN:fsr_flag_bits -00059 add.s 0xc17fffff 0xb5000001 0x00000000 0 0 -> 0xc1800000 UNKNOWN:fsr_flag_bits -00060 add.s 0x41000002 0x35000000 0x00000000 0 0 -> 0x41000002 UNKNOWN:fsr_flag_bits -00061 add.s 0x41000002 0x34ffffff 0x00000000 0 0 -> 0x41000002 UNKNOWN:fsr_flag_bits -00062 add.s 0x41000002 0x35000001 0x00000000 0 0 -> 0x41000003 UNKNOWN:fsr_flag_bits -00063 add.s 0xc1000002 0xb5000000 0x00000000 0 0 -> 0xc1000002 UNKNOWN:fsr_flag_bits -00064 add.s 0xc1000002 0xb4ffffff 0x00000000 0 0 -> 0xc1000002 UNKNOWN:fsr_flag_bits -00065 add.s 0xc1000002 0xb5000001 0x00000000 0 0 -> 0xc1000003 UNKNOWN:fsr_flag_bits -00066 add.s 0x41000003 0x35000000 0x00000000 0 0 -> 0x41000004 UNKNOWN:fsr_flag_bits -00067 add.s 0x41000003 0x34ffffff 0x00000000 0 0 -> 0x41000003 UNKNOWN:fsr_flag_bits -00068 add.s 0x41000003 0x35000001 0x00000000 0 0 -> 0x41000004 UNKNOWN:fsr_flag_bits -00069 add.s 0xc1000003 0xb5000000 0x00000000 0 0 -> 0xc1000004 UNKNOWN:fsr_flag_bits -00070 add.s 0xc1000003 0xb4ffffff 0x00000000 0 0 -> 0xc1000003 UNKNOWN:fsr_flag_bits -00071 add.s 0xc1000003 0xb5000001 0x00000000 0 0 -> 0xc1000004 UNKNOWN:fsr_flag_bits -00072 add.s 0x32000000 0x26000000 0x00000000 0 0 -> 0x32000000 UNKNOWN:fsr_flag_bits -00073 add.s 0x32000000 0x25ffffff 0x00000000 0 0 -> 0x32000000 UNKNOWN:fsr_flag_bits -00074 add.s 0x32000000 0x26000001 0x00000000 0 0 -> 0x32000001 UNKNOWN:fsr_flag_bits -00075 add.s 0xb2000000 0xa6000000 0x00000000 0 0 -> 0xb2000000 UNKNOWN:fsr_flag_bits -00076 add.s 0xb2000000 0xa5ffffff 0x00000000 0 0 -> 0xb2000000 UNKNOWN:fsr_flag_bits -00077 add.s 0xb2000000 0xa6000001 0x00000000 0 0 -> 0xb2000001 UNKNOWN:fsr_flag_bits -00078 add.s 0x32000001 0x26000000 0x00000000 0 0 -> 0x32000002 UNKNOWN:fsr_flag_bits -00079 add.s 0x32000001 0x25ffffff 0x00000000 0 0 -> 0x32000001 UNKNOWN:fsr_flag_bits -00080 add.s 0x32000001 0x26000001 0x00000000 0 0 -> 0x32000002 UNKNOWN:fsr_flag_bits -00081 add.s 0xb2000001 0xa6000000 0x00000000 0 0 -> 0xb2000002 UNKNOWN:fsr_flag_bits -00082 add.s 0xb2000001 0xa5ffffff 0x00000000 0 0 -> 0xb2000001 UNKNOWN:fsr_flag_bits -00083 add.s 0xb2000001 0xa6000001 0x00000000 0 0 -> 0xb2000002 UNKNOWN:fsr_flag_bits -00084 add.s 0x32400000 0x26000000 0x00000000 0 0 -> 0x32400000 UNKNOWN:fsr_flag_bits -00085 add.s 0x32400000 0x25ffffff 0x00000000 0 0 -> 0x32400000 UNKNOWN:fsr_flag_bits -00086 add.s 0x32400000 0x26000001 0x00000000 0 0 -> 0x32400001 UNKNOWN:fsr_flag_bits -00087 add.s 0xb2400000 0xa6000000 0x00000000 0 0 -> 0xb2400000 UNKNOWN:fsr_flag_bits -00088 add.s 0xb2400000 0xa5ffffff 0x00000000 0 0 -> 0xb2400000 UNKNOWN:fsr_flag_bits -00089 add.s 0xb2400000 0xa6000001 0x00000000 0 0 -> 0xb2400001 UNKNOWN:fsr_flag_bits -00090 add.s 0x327fffff 0x26000000 0x00000000 0 0 -> 0x32800000 UNKNOWN:fsr_flag_bits -00091 add.s 0x327fffff 0x25ffffff 0x00000000 0 0 -> 0x327fffff UNKNOWN:fsr_flag_bits -00092 add.s 0x327fffff 0x26000001 0x00000000 0 0 -> 0x32800000 UNKNOWN:fsr_flag_bits -00093 add.s 0xb27fffff 0xa6000000 0x00000000 0 0 -> 0xb2800000 UNKNOWN:fsr_flag_bits -00094 add.s 0xb27fffff 0xa5ffffff 0x00000000 0 0 -> 0xb27fffff UNKNOWN:fsr_flag_bits -00095 add.s 0xb27fffff 0xa6000001 0x00000000 0 0 -> 0xb2800000 UNKNOWN:fsr_flag_bits -00096 add.s 0x32000002 0x26000000 0x00000000 0 0 -> 0x32000002 UNKNOWN:fsr_flag_bits -00097 add.s 0x32000002 0x25ffffff 0x00000000 0 0 -> 0x32000002 UNKNOWN:fsr_flag_bits -00098 add.s 0x32000002 0x26000001 0x00000000 0 0 -> 0x32000003 UNKNOWN:fsr_flag_bits -00099 add.s 0xb2000002 0xa6000000 0x00000000 0 0 -> 0xb2000002 UNKNOWN:fsr_flag_bits -00100 add.s 0xb2000002 0xa5ffffff 0x00000000 0 0 -> 0xb2000002 UNKNOWN:fsr_flag_bits -00101 add.s 0xb2000002 0xa6000001 0x00000000 0 0 -> 0xb2000003 UNKNOWN:fsr_flag_bits -00102 add.s 0x32000003 0x26000000 0x00000000 0 0 -> 0x32000004 UNKNOWN:fsr_flag_bits -00103 add.s 0x32000003 0x25ffffff 0x00000000 0 0 -> 0x32000003 UNKNOWN:fsr_flag_bits -00104 add.s 0x32000003 0x26000001 0x00000000 0 0 -> 0x32000004 UNKNOWN:fsr_flag_bits -00105 add.s 0xb2000003 0xa6000000 0x00000000 0 0 -> 0xb2000004 UNKNOWN:fsr_flag_bits -00106 add.s 0xb2000003 0xa5ffffff 0x00000000 0 0 -> 0xb2000003 UNKNOWN:fsr_flag_bits -00107 add.s 0xb2000003 0xa6000001 0x00000000 0 0 -> 0xb2000004 UNKNOWN:fsr_flag_bits -00108 add.s 0x4b000000 0x3f000000 0x00000000 0 0 -> 0x4b000000 UNKNOWN:fsr_flag_bits -00109 add.s 0x4b000000 0x3effffff 0x00000000 0 0 -> 0x4b000000 UNKNOWN:fsr_flag_bits -00110 add.s 0x4b000000 0x3f000001 0x00000000 0 0 -> 0x4b000001 UNKNOWN:fsr_flag_bits -00111 add.s 0xcb000000 0xbf000000 0x00000000 0 0 -> 0xcb000000 UNKNOWN:fsr_flag_bits -00112 add.s 0xcb000000 0xbeffffff 0x00000000 0 0 -> 0xcb000000 UNKNOWN:fsr_flag_bits -00113 add.s 0xcb000000 0xbf000001 0x00000000 0 0 -> 0xcb000001 UNKNOWN:fsr_flag_bits -00114 add.s 0x4b000001 0x3f000000 0x00000000 0 0 -> 0x4b000002 UNKNOWN:fsr_flag_bits -00115 add.s 0x4b000001 0x3effffff 0x00000000 0 0 -> 0x4b000001 UNKNOWN:fsr_flag_bits -00116 add.s 0x4b000001 0x3f000001 0x00000000 0 0 -> 0x4b000002 UNKNOWN:fsr_flag_bits -00117 add.s 0xcb000001 0xbf000000 0x00000000 0 0 -> 0xcb000002 UNKNOWN:fsr_flag_bits -00118 add.s 0xcb000001 0xbeffffff 0x00000000 0 0 -> 0xcb000001 UNKNOWN:fsr_flag_bits -00119 add.s 0xcb000001 0xbf000001 0x00000000 0 0 -> 0xcb000002 UNKNOWN:fsr_flag_bits -00120 add.s 0x4b400000 0x3f000000 0x00000000 0 0 -> 0x4b400000 UNKNOWN:fsr_flag_bits -00121 add.s 0x4b400000 0x3effffff 0x00000000 0 0 -> 0x4b400000 UNKNOWN:fsr_flag_bits -00122 add.s 0x4b400000 0x3f000001 0x00000000 0 0 -> 0x4b400001 UNKNOWN:fsr_flag_bits -00123 add.s 0xcb400000 0xbf000000 0x00000000 0 0 -> 0xcb400000 UNKNOWN:fsr_flag_bits -00124 add.s 0xcb400000 0xbeffffff 0x00000000 0 0 -> 0xcb400000 UNKNOWN:fsr_flag_bits -00125 add.s 0xcb400000 0xbf000001 0x00000000 0 0 -> 0xcb400001 UNKNOWN:fsr_flag_bits -00126 add.s 0x4b7fffff 0x3f000000 0x00000000 0 0 -> 0x4b800000 UNKNOWN:fsr_flag_bits -00127 add.s 0x4b7fffff 0x3effffff 0x00000000 0 0 -> 0x4b7fffff UNKNOWN:fsr_flag_bits -00128 add.s 0x4b7fffff 0x3f000001 0x00000000 0 0 -> 0x4b800000 UNKNOWN:fsr_flag_bits -00129 add.s 0xcb7fffff 0xbf000000 0x00000000 0 0 -> 0xcb800000 UNKNOWN:fsr_flag_bits -00130 add.s 0xcb7fffff 0xbeffffff 0x00000000 0 0 -> 0xcb7fffff UNKNOWN:fsr_flag_bits -00131 add.s 0xcb7fffff 0xbf000001 0x00000000 0 0 -> 0xcb800000 UNKNOWN:fsr_flag_bits -00132 add.s 0x4b000002 0x3f000000 0x00000000 0 0 -> 0x4b000002 UNKNOWN:fsr_flag_bits -00133 add.s 0x4b000002 0x3effffff 0x00000000 0 0 -> 0x4b000002 UNKNOWN:fsr_flag_bits -00134 add.s 0x4b000002 0x3f000001 0x00000000 0 0 -> 0x4b000003 UNKNOWN:fsr_flag_bits -00135 add.s 0xcb000002 0xbf000000 0x00000000 0 0 -> 0xcb000002 UNKNOWN:fsr_flag_bits -00136 add.s 0xcb000002 0xbeffffff 0x00000000 0 0 -> 0xcb000002 UNKNOWN:fsr_flag_bits -00137 add.s 0xcb000002 0xbf000001 0x00000000 0 0 -> 0xcb000003 UNKNOWN:fsr_flag_bits -00138 add.s 0x4b000003 0x3f000000 0x00000000 0 0 -> 0x4b000004 UNKNOWN:fsr_flag_bits -00139 add.s 0x4b000003 0x3effffff 0x00000000 0 0 -> 0x4b000003 UNKNOWN:fsr_flag_bits -00140 add.s 0x4b000003 0x3f000001 0x00000000 0 0 -> 0x4b000004 UNKNOWN:fsr_flag_bits -00141 add.s 0xcb000003 0xbf000000 0x00000000 0 0 -> 0xcb000004 UNKNOWN:fsr_flag_bits -00142 add.s 0xcb000003 0xbeffffff 0x00000000 0 0 -> 0xcb000003 UNKNOWN:fsr_flag_bits -00143 add.s 0xcb000003 0xbf000001 0x00000000 0 0 -> 0xcb000004 UNKNOWN:fsr_flag_bits -00144 add.s 0x1e000000 0x12000000 0x00000000 0 0 -> 0x1e000000 UNKNOWN:fsr_flag_bits -00145 add.s 0x1e000000 0x11ffffff 0x00000000 0 0 -> 0x1e000000 UNKNOWN:fsr_flag_bits -00146 add.s 0x1e000000 0x12000001 0x00000000 0 0 -> 0x1e000001 UNKNOWN:fsr_flag_bits -00147 add.s 0x9e000000 0x92000000 0x00000000 0 0 -> 0x9e000000 UNKNOWN:fsr_flag_bits -00148 add.s 0x9e000000 0x91ffffff 0x00000000 0 0 -> 0x9e000000 UNKNOWN:fsr_flag_bits -00149 add.s 0x9e000000 0x92000001 0x00000000 0 0 -> 0x9e000001 UNKNOWN:fsr_flag_bits -00150 add.s 0x1e000001 0x12000000 0x00000000 0 0 -> 0x1e000002 UNKNOWN:fsr_flag_bits -00151 add.s 0x1e000001 0x11ffffff 0x00000000 0 0 -> 0x1e000001 UNKNOWN:fsr_flag_bits -00152 add.s 0x1e000001 0x12000001 0x00000000 0 0 -> 0x1e000002 UNKNOWN:fsr_flag_bits -00153 add.s 0x9e000001 0x92000000 0x00000000 0 0 -> 0x9e000002 UNKNOWN:fsr_flag_bits -00154 add.s 0x9e000001 0x91ffffff 0x00000000 0 0 -> 0x9e000001 UNKNOWN:fsr_flag_bits -00155 add.s 0x9e000001 0x92000001 0x00000000 0 0 -> 0x9e000002 UNKNOWN:fsr_flag_bits -00156 add.s 0x1e400000 0x12000000 0x00000000 0 0 -> 0x1e400000 UNKNOWN:fsr_flag_bits -00157 add.s 0x1e400000 0x11ffffff 0x00000000 0 0 -> 0x1e400000 UNKNOWN:fsr_flag_bits -00158 add.s 0x1e400000 0x12000001 0x00000000 0 0 -> 0x1e400001 UNKNOWN:fsr_flag_bits -00159 add.s 0x9e400000 0x92000000 0x00000000 0 0 -> 0x9e400000 UNKNOWN:fsr_flag_bits -00160 add.s 0x9e400000 0x91ffffff 0x00000000 0 0 -> 0x9e400000 UNKNOWN:fsr_flag_bits -00161 add.s 0x9e400000 0x92000001 0x00000000 0 0 -> 0x9e400001 UNKNOWN:fsr_flag_bits -00162 add.s 0x1e7fffff 0x12000000 0x00000000 0 0 -> 0x1e800000 UNKNOWN:fsr_flag_bits -00163 add.s 0x1e7fffff 0x11ffffff 0x00000000 0 0 -> 0x1e7fffff UNKNOWN:fsr_flag_bits -00164 add.s 0x1e7fffff 0x12000001 0x00000000 0 0 -> 0x1e800000 UNKNOWN:fsr_flag_bits -00165 add.s 0x9e7fffff 0x92000000 0x00000000 0 0 -> 0x9e800000 UNKNOWN:fsr_flag_bits -00166 add.s 0x9e7fffff 0x91ffffff 0x00000000 0 0 -> 0x9e7fffff UNKNOWN:fsr_flag_bits -00167 add.s 0x9e7fffff 0x92000001 0x00000000 0 0 -> 0x9e800000 UNKNOWN:fsr_flag_bits -00168 add.s 0x1e000002 0x12000000 0x00000000 0 0 -> 0x1e000002 UNKNOWN:fsr_flag_bits -00169 add.s 0x1e000002 0x11ffffff 0x00000000 0 0 -> 0x1e000002 UNKNOWN:fsr_flag_bits -00170 add.s 0x1e000002 0x12000001 0x00000000 0 0 -> 0x1e000003 UNKNOWN:fsr_flag_bits -00171 add.s 0x9e000002 0x92000000 0x00000000 0 0 -> 0x9e000002 UNKNOWN:fsr_flag_bits -00172 add.s 0x9e000002 0x91ffffff 0x00000000 0 0 -> 0x9e000002 UNKNOWN:fsr_flag_bits -00173 add.s 0x9e000002 0x92000001 0x00000000 0 0 -> 0x9e000003 UNKNOWN:fsr_flag_bits -00174 add.s 0x1e000003 0x12000000 0x00000000 0 0 -> 0x1e000004 UNKNOWN:fsr_flag_bits -00175 add.s 0x1e000003 0x11ffffff 0x00000000 0 0 -> 0x1e000003 UNKNOWN:fsr_flag_bits -00176 add.s 0x1e000003 0x12000001 0x00000000 0 0 -> 0x1e000004 UNKNOWN:fsr_flag_bits -00177 add.s 0x9e000003 0x92000000 0x00000000 0 0 -> 0x9e000004 UNKNOWN:fsr_flag_bits -00178 add.s 0x9e000003 0x91ffffff 0x00000000 0 0 -> 0x9e000003 UNKNOWN:fsr_flag_bits -00179 add.s 0x9e000003 0x92000001 0x00000000 0 0 -> 0x9e000004 UNKNOWN:fsr_flag_bits -00180 add.s 0x64000000 0x58000000 0x00000000 0 0 -> 0x64000000 UNKNOWN:fsr_flag_bits -00181 add.s 0x64000000 0x57ffffff 0x00000000 0 0 -> 0x64000000 UNKNOWN:fsr_flag_bits -00182 add.s 0x64000000 0x58000001 0x00000000 0 0 -> 0x64000001 UNKNOWN:fsr_flag_bits -00183 add.s 0xe4000000 0xd8000000 0x00000000 0 0 -> 0xe4000000 UNKNOWN:fsr_flag_bits -00184 add.s 0xe4000000 0xd7ffffff 0x00000000 0 0 -> 0xe4000000 UNKNOWN:fsr_flag_bits -00185 add.s 0xe4000000 0xd8000001 0x00000000 0 0 -> 0xe4000001 UNKNOWN:fsr_flag_bits -00186 add.s 0x64000001 0x58000000 0x00000000 0 0 -> 0x64000002 UNKNOWN:fsr_flag_bits -00187 add.s 0x64000001 0x57ffffff 0x00000000 0 0 -> 0x64000001 UNKNOWN:fsr_flag_bits -00188 add.s 0x64000001 0x58000001 0x00000000 0 0 -> 0x64000002 UNKNOWN:fsr_flag_bits -00189 add.s 0xe4000001 0xd8000000 0x00000000 0 0 -> 0xe4000002 UNKNOWN:fsr_flag_bits -00190 add.s 0xe4000001 0xd7ffffff 0x00000000 0 0 -> 0xe4000001 UNKNOWN:fsr_flag_bits -00191 add.s 0xe4000001 0xd8000001 0x00000000 0 0 -> 0xe4000002 UNKNOWN:fsr_flag_bits -00192 add.s 0x64400000 0x58000000 0x00000000 0 0 -> 0x64400000 UNKNOWN:fsr_flag_bits -00193 add.s 0x64400000 0x57ffffff 0x00000000 0 0 -> 0x64400000 UNKNOWN:fsr_flag_bits -00194 add.s 0x64400000 0x58000001 0x00000000 0 0 -> 0x64400001 UNKNOWN:fsr_flag_bits -00195 add.s 0xe4400000 0xd8000000 0x00000000 0 0 -> 0xe4400000 UNKNOWN:fsr_flag_bits -00196 add.s 0xe4400000 0xd7ffffff 0x00000000 0 0 -> 0xe4400000 UNKNOWN:fsr_flag_bits -00197 add.s 0xe4400000 0xd8000001 0x00000000 0 0 -> 0xe4400001 UNKNOWN:fsr_flag_bits -00198 add.s 0x647fffff 0x58000000 0x00000000 0 0 -> 0x64800000 UNKNOWN:fsr_flag_bits -00199 add.s 0x647fffff 0x57ffffff 0x00000000 0 0 -> 0x647fffff UNKNOWN:fsr_flag_bits -00200 add.s 0x647fffff 0x58000001 0x00000000 0 0 -> 0x64800000 UNKNOWN:fsr_flag_bits -00201 add.s 0xe47fffff 0xd8000000 0x00000000 0 0 -> 0xe4800000 UNKNOWN:fsr_flag_bits -00202 add.s 0xe47fffff 0xd7ffffff 0x00000000 0 0 -> 0xe47fffff UNKNOWN:fsr_flag_bits -00203 add.s 0xe47fffff 0xd8000001 0x00000000 0 0 -> 0xe4800000 UNKNOWN:fsr_flag_bits -00204 add.s 0x64000002 0x58000000 0x00000000 0 0 -> 0x64000002 UNKNOWN:fsr_flag_bits -00205 add.s 0x64000002 0x57ffffff 0x00000000 0 0 -> 0x64000002 UNKNOWN:fsr_flag_bits -00206 add.s 0x64000002 0x58000001 0x00000000 0 0 -> 0x64000003 UNKNOWN:fsr_flag_bits -00207 add.s 0xe4000002 0xd8000000 0x00000000 0 0 -> 0xe4000002 UNKNOWN:fsr_flag_bits -00208 add.s 0xe4000002 0xd7ffffff 0x00000000 0 0 -> 0xe4000002 UNKNOWN:fsr_flag_bits -00209 add.s 0xe4000002 0xd8000001 0x00000000 0 0 -> 0xe4000003 UNKNOWN:fsr_flag_bits -00210 add.s 0x64000003 0x58000000 0x00000000 0 0 -> 0x64000004 UNKNOWN:fsr_flag_bits -00211 add.s 0x64000003 0x57ffffff 0x00000000 0 0 -> 0x64000003 UNKNOWN:fsr_flag_bits -00212 add.s 0x64000003 0x58000001 0x00000000 0 0 -> 0x64000004 UNKNOWN:fsr_flag_bits -00213 add.s 0xe4000003 0xd8000000 0x00000000 0 0 -> 0xe4000004 UNKNOWN:fsr_flag_bits -00214 add.s 0xe4000003 0xd7ffffff 0x00000000 0 0 -> 0xe4000003 UNKNOWN:fsr_flag_bits -00215 add.s 0xe4000003 0xd8000001 0x00000000 0 0 -> 0xe4000004 UNKNOWN:fsr_flag_bits -00216 add.s 0x3f800000 0x33800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00217 add.s 0x3f800000 0x337fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00218 add.s 0x3f800000 0x33800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00219 add.s 0xbf800000 0xb3800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00220 add.s 0xbf800000 0xb37fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00221 add.s 0xbf800000 0xb3800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00222 add.s 0x3f800001 0x33800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00223 add.s 0x3f800001 0x337fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00224 add.s 0x3f800001 0x33800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00225 add.s 0xbf800001 0xb3800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00226 add.s 0xbf800001 0xb37fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00227 add.s 0xbf800001 0xb3800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00228 add.s 0x3fc00000 0x33800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00229 add.s 0x3fc00000 0x337fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00230 add.s 0x3fc00000 0x33800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00231 add.s 0xbfc00000 0xb3800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00232 add.s 0xbfc00000 0xb37fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00233 add.s 0xbfc00000 0xb3800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00234 add.s 0x3fffffff 0x33800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00235 add.s 0x3fffffff 0x337fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00236 add.s 0x3fffffff 0x33800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00237 add.s 0xbfffffff 0xb3800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00238 add.s 0xbfffffff 0xb37fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00239 add.s 0xbfffffff 0xb3800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00240 add.s 0x3f800002 0x33800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00241 add.s 0x3f800002 0x337fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00242 add.s 0x3f800002 0x33800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00243 add.s 0xbf800002 0xb3800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00244 add.s 0xbf800002 0xb37fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00245 add.s 0xbf800002 0xb3800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00246 add.s 0x3f800003 0x33800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00247 add.s 0x3f800003 0x337fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00248 add.s 0x3f800003 0x33800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00249 add.s 0xbf800003 0xb3800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00250 add.s 0xbf800003 0xb37fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00251 add.s 0xbf800003 0xb3800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00252 add.s 0x41000000 0x35000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00253 add.s 0x41000000 0x34ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00254 add.s 0x41000000 0x35000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00255 add.s 0xc1000000 0xb5000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00256 add.s 0xc1000000 0xb4ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00257 add.s 0xc1000000 0xb5000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00258 add.s 0x41000001 0x35000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00259 add.s 0x41000001 0x34ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00260 add.s 0x41000001 0x35000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00261 add.s 0xc1000001 0xb5000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00262 add.s 0xc1000001 0xb4ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00263 add.s 0xc1000001 0xb5000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00264 add.s 0x41400000 0x35000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00265 add.s 0x41400000 0x34ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00266 add.s 0x41400000 0x35000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00267 add.s 0xc1400000 0xb5000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00268 add.s 0xc1400000 0xb4ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00269 add.s 0xc1400000 0xb5000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00270 add.s 0x417fffff 0x35000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00271 add.s 0x417fffff 0x34ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00272 add.s 0x417fffff 0x35000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00273 add.s 0xc17fffff 0xb5000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00274 add.s 0xc17fffff 0xb4ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00275 add.s 0xc17fffff 0xb5000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00276 add.s 0x41000002 0x35000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00277 add.s 0x41000002 0x34ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00278 add.s 0x41000002 0x35000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00279 add.s 0xc1000002 0xb5000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00280 add.s 0xc1000002 0xb4ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00281 add.s 0xc1000002 0xb5000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00282 add.s 0x41000003 0x35000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00283 add.s 0x41000003 0x34ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00284 add.s 0x41000003 0x35000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00285 add.s 0xc1000003 0xb5000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00286 add.s 0xc1000003 0xb4ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00287 add.s 0xc1000003 0xb5000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00288 add.s 0x32000000 0x26000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00289 add.s 0x32000000 0x25ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00290 add.s 0x32000000 0x26000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00291 add.s 0xb2000000 0xa6000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00292 add.s 0xb2000000 0xa5ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00293 add.s 0xb2000000 0xa6000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00294 add.s 0x32000001 0x26000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00295 add.s 0x32000001 0x25ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00296 add.s 0x32000001 0x26000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00297 add.s 0xb2000001 0xa6000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00298 add.s 0xb2000001 0xa5ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00299 add.s 0xb2000001 0xa6000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00300 add.s 0x32400000 0x26000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00301 add.s 0x32400000 0x25ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00302 add.s 0x32400000 0x26000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00303 add.s 0xb2400000 0xa6000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00304 add.s 0xb2400000 0xa5ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00305 add.s 0xb2400000 0xa6000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00306 add.s 0x327fffff 0x26000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00307 add.s 0x327fffff 0x25ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00308 add.s 0x327fffff 0x26000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00309 add.s 0xb27fffff 0xa6000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00310 add.s 0xb27fffff 0xa5ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00311 add.s 0xb27fffff 0xa6000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00312 add.s 0x32000002 0x26000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00313 add.s 0x32000002 0x25ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00314 add.s 0x32000002 0x26000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00315 add.s 0xb2000002 0xa6000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00316 add.s 0xb2000002 0xa5ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00317 add.s 0xb2000002 0xa6000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00318 add.s 0x32000003 0x26000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00319 add.s 0x32000003 0x25ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00320 add.s 0x32000003 0x26000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00321 add.s 0xb2000003 0xa6000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00322 add.s 0xb2000003 0xa5ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00323 add.s 0xb2000003 0xa6000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00324 add.s 0x4b000000 0x3f000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00325 add.s 0x4b000000 0x3effffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00326 add.s 0x4b000000 0x3f000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00327 add.s 0xcb000000 0xbf000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00328 add.s 0xcb000000 0xbeffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00329 add.s 0xcb000000 0xbf000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00330 add.s 0x4b000001 0x3f000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00331 add.s 0x4b000001 0x3effffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00332 add.s 0x4b000001 0x3f000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00333 add.s 0xcb000001 0xbf000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00334 add.s 0xcb000001 0xbeffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00335 add.s 0xcb000001 0xbf000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00336 add.s 0x4b400000 0x3f000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00337 add.s 0x4b400000 0x3effffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00338 add.s 0x4b400000 0x3f000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00339 add.s 0xcb400000 0xbf000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00340 add.s 0xcb400000 0xbeffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00341 add.s 0xcb400000 0xbf000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00342 add.s 0x4b7fffff 0x3f000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00343 add.s 0x4b7fffff 0x3effffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00344 add.s 0x4b7fffff 0x3f000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00345 add.s 0xcb7fffff 0xbf000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00346 add.s 0xcb7fffff 0xbeffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00347 add.s 0xcb7fffff 0xbf000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00348 add.s 0x4b000002 0x3f000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00349 add.s 0x4b000002 0x3effffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00350 add.s 0x4b000002 0x3f000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00351 add.s 0xcb000002 0xbf000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00352 add.s 0xcb000002 0xbeffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00353 add.s 0xcb000002 0xbf000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00354 add.s 0x4b000003 0x3f000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00355 add.s 0x4b000003 0x3effffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00356 add.s 0x4b000003 0x3f000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00357 add.s 0xcb000003 0xbf000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00358 add.s 0xcb000003 0xbeffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00359 add.s 0xcb000003 0xbf000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00360 add.s 0x1e000000 0x12000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00361 add.s 0x1e000000 0x11ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00362 add.s 0x1e000000 0x12000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00363 add.s 0x9e000000 0x92000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00364 add.s 0x9e000000 0x91ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00365 add.s 0x9e000000 0x92000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00366 add.s 0x1e000001 0x12000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00367 add.s 0x1e000001 0x11ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00368 add.s 0x1e000001 0x12000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00369 add.s 0x9e000001 0x92000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00370 add.s 0x9e000001 0x91ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00371 add.s 0x9e000001 0x92000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00372 add.s 0x1e400000 0x12000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00373 add.s 0x1e400000 0x11ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00374 add.s 0x1e400000 0x12000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00375 add.s 0x9e400000 0x92000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00376 add.s 0x9e400000 0x91ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00377 add.s 0x9e400000 0x92000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00378 add.s 0x1e7fffff 0x12000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00379 add.s 0x1e7fffff 0x11ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00380 add.s 0x1e7fffff 0x12000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00381 add.s 0x9e7fffff 0x92000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00382 add.s 0x9e7fffff 0x91ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00383 add.s 0x9e7fffff 0x92000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00384 add.s 0x1e000002 0x12000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00385 add.s 0x1e000002 0x11ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00386 add.s 0x1e000002 0x12000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00387 add.s 0x9e000002 0x92000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00388 add.s 0x9e000002 0x91ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00389 add.s 0x9e000002 0x92000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00390 add.s 0x1e000003 0x12000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00391 add.s 0x1e000003 0x11ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00392 add.s 0x1e000003 0x12000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00393 add.s 0x9e000003 0x92000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00394 add.s 0x9e000003 0x91ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00395 add.s 0x9e000003 0x92000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00396 add.s 0x64000000 0x58000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00397 add.s 0x64000000 0x57ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00398 add.s 0x64000000 0x58000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00399 add.s 0xe4000000 0xd8000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00400 add.s 0xe4000000 0xd7ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00401 add.s 0xe4000000 0xd8000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00402 add.s 0x64000001 0x58000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00403 add.s 0x64000001 0x57ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00404 add.s 0x64000001 0x58000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00405 add.s 0xe4000001 0xd8000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00406 add.s 0xe4000001 0xd7ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00407 add.s 0xe4000001 0xd8000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00408 add.s 0x64400000 0x58000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00409 add.s 0x64400000 0x57ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00410 add.s 0x64400000 0x58000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00411 add.s 0xe4400000 0xd8000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00412 add.s 0xe4400000 0xd7ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00413 add.s 0xe4400000 0xd8000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00414 add.s 0x647fffff 0x58000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00415 add.s 0x647fffff 0x57ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00416 add.s 0x647fffff 0x58000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00417 add.s 0xe47fffff 0xd8000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00418 add.s 0xe47fffff 0xd7ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00419 add.s 0xe47fffff 0xd8000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00420 add.s 0x64000002 0x58000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00421 add.s 0x64000002 0x57ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00422 add.s 0x64000002 0x58000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00423 add.s 0xe4000002 0xd8000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00424 add.s 0xe4000002 0xd7ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00425 add.s 0xe4000002 0xd8000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00426 add.s 0x64000003 0x58000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00427 add.s 0x64000003 0x57ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00428 add.s 0x64000003 0x58000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00429 add.s 0xe4000003 0xd8000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00430 add.s 0xe4000003 0xd7ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00431 add.s 0xe4000003 0xd8000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00432 add.s 0x3f800000 0x33800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00433 add.s 0x3f800000 0x337fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00434 add.s 0x3f800000 0x33800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00435 add.s 0xbf800000 0xb3800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00436 add.s 0xbf800000 0xb37fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00437 add.s 0xbf800000 0xb3800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00438 add.s 0x3f800001 0x33800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00439 add.s 0x3f800001 0x337fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00440 add.s 0x3f800001 0x33800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00441 add.s 0xbf800001 0xb3800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00442 add.s 0xbf800001 0xb37fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00443 add.s 0xbf800001 0xb3800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00444 add.s 0x3fc00000 0x33800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00445 add.s 0x3fc00000 0x337fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00446 add.s 0x3fc00000 0x33800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00447 add.s 0xbfc00000 0xb3800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00448 add.s 0xbfc00000 0xb37fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00449 add.s 0xbfc00000 0xb3800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00450 add.s 0x3fffffff 0x33800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00451 add.s 0x3fffffff 0x337fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00452 add.s 0x3fffffff 0x33800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00453 add.s 0xbfffffff 0xb3800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00454 add.s 0xbfffffff 0xb37fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00455 add.s 0xbfffffff 0xb3800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00456 add.s 0x3f800002 0x33800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00457 add.s 0x3f800002 0x337fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00458 add.s 0x3f800002 0x33800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00459 add.s 0xbf800002 0xb3800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00460 add.s 0xbf800002 0xb37fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00461 add.s 0xbf800002 0xb3800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00462 add.s 0x3f800003 0x33800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00463 add.s 0x3f800003 0x337fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00464 add.s 0x3f800003 0x33800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00465 add.s 0xbf800003 0xb3800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00466 add.s 0xbf800003 0xb37fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00467 add.s 0xbf800003 0xb3800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00468 add.s 0x41000000 0x35000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00469 add.s 0x41000000 0x34ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00470 add.s 0x41000000 0x35000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00471 add.s 0xc1000000 0xb5000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00472 add.s 0xc1000000 0xb4ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00473 add.s 0xc1000000 0xb5000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00474 add.s 0x41000001 0x35000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00475 add.s 0x41000001 0x34ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00476 add.s 0x41000001 0x35000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00477 add.s 0xc1000001 0xb5000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00478 add.s 0xc1000001 0xb4ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00479 add.s 0xc1000001 0xb5000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00480 add.s 0x41400000 0x35000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00481 add.s 0x41400000 0x34ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00482 add.s 0x41400000 0x35000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00483 add.s 0xc1400000 0xb5000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00484 add.s 0xc1400000 0xb4ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00485 add.s 0xc1400000 0xb5000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00486 add.s 0x417fffff 0x35000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00487 add.s 0x417fffff 0x34ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00488 add.s 0x417fffff 0x35000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00489 add.s 0xc17fffff 0xb5000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00490 add.s 0xc17fffff 0xb4ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00491 add.s 0xc17fffff 0xb5000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00492 add.s 0x41000002 0x35000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00493 add.s 0x41000002 0x34ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00494 add.s 0x41000002 0x35000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00495 add.s 0xc1000002 0xb5000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00496 add.s 0xc1000002 0xb4ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00497 add.s 0xc1000002 0xb5000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00498 add.s 0x41000003 0x35000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00499 add.s 0x41000003 0x34ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00500 add.s 0x41000003 0x35000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00501 add.s 0xc1000003 0xb5000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00502 add.s 0xc1000003 0xb4ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00503 add.s 0xc1000003 0xb5000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00504 add.s 0x32000000 0x26000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00505 add.s 0x32000000 0x25ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00506 add.s 0x32000000 0x26000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00507 add.s 0xb2000000 0xa6000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00508 add.s 0xb2000000 0xa5ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00509 add.s 0xb2000000 0xa6000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00510 add.s 0x32000001 0x26000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00511 add.s 0x32000001 0x25ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00512 add.s 0x32000001 0x26000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00513 add.s 0xb2000001 0xa6000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00514 add.s 0xb2000001 0xa5ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00515 add.s 0xb2000001 0xa6000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00516 add.s 0x32400000 0x26000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00517 add.s 0x32400000 0x25ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00518 add.s 0x32400000 0x26000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00519 add.s 0xb2400000 0xa6000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00520 add.s 0xb2400000 0xa5ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00521 add.s 0xb2400000 0xa6000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00522 add.s 0x327fffff 0x26000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00523 add.s 0x327fffff 0x25ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00524 add.s 0x327fffff 0x26000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00525 add.s 0xb27fffff 0xa6000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00526 add.s 0xb27fffff 0xa5ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00527 add.s 0xb27fffff 0xa6000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00528 add.s 0x32000002 0x26000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00529 add.s 0x32000002 0x25ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00530 add.s 0x32000002 0x26000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00531 add.s 0xb2000002 0xa6000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00532 add.s 0xb2000002 0xa5ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00533 add.s 0xb2000002 0xa6000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00534 add.s 0x32000003 0x26000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00535 add.s 0x32000003 0x25ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00536 add.s 0x32000003 0x26000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00537 add.s 0xb2000003 0xa6000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00538 add.s 0xb2000003 0xa5ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00539 add.s 0xb2000003 0xa6000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00540 add.s 0x4b000000 0x3f000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00541 add.s 0x4b000000 0x3effffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00542 add.s 0x4b000000 0x3f000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00543 add.s 0xcb000000 0xbf000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00544 add.s 0xcb000000 0xbeffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00545 add.s 0xcb000000 0xbf000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00546 add.s 0x4b000001 0x3f000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00547 add.s 0x4b000001 0x3effffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00548 add.s 0x4b000001 0x3f000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00549 add.s 0xcb000001 0xbf000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00550 add.s 0xcb000001 0xbeffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00551 add.s 0xcb000001 0xbf000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00552 add.s 0x4b400000 0x3f000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00553 add.s 0x4b400000 0x3effffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00554 add.s 0x4b400000 0x3f000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00555 add.s 0xcb400000 0xbf000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00556 add.s 0xcb400000 0xbeffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00557 add.s 0xcb400000 0xbf000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00558 add.s 0x4b7fffff 0x3f000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00559 add.s 0x4b7fffff 0x3effffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00560 add.s 0x4b7fffff 0x3f000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00561 add.s 0xcb7fffff 0xbf000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00562 add.s 0xcb7fffff 0xbeffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00563 add.s 0xcb7fffff 0xbf000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00564 add.s 0x4b000002 0x3f000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00565 add.s 0x4b000002 0x3effffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00566 add.s 0x4b000002 0x3f000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00567 add.s 0xcb000002 0xbf000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00568 add.s 0xcb000002 0xbeffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00569 add.s 0xcb000002 0xbf000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00570 add.s 0x4b000003 0x3f000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00571 add.s 0x4b000003 0x3effffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00572 add.s 0x4b000003 0x3f000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00573 add.s 0xcb000003 0xbf000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00574 add.s 0xcb000003 0xbeffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00575 add.s 0xcb000003 0xbf000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00576 add.s 0x1e000000 0x12000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00577 add.s 0x1e000000 0x11ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00578 add.s 0x1e000000 0x12000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00579 add.s 0x9e000000 0x92000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00580 add.s 0x9e000000 0x91ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00581 add.s 0x9e000000 0x92000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00582 add.s 0x1e000001 0x12000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00583 add.s 0x1e000001 0x11ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00584 add.s 0x1e000001 0x12000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00585 add.s 0x9e000001 0x92000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00586 add.s 0x9e000001 0x91ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00587 add.s 0x9e000001 0x92000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00588 add.s 0x1e400000 0x12000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00589 add.s 0x1e400000 0x11ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00590 add.s 0x1e400000 0x12000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00591 add.s 0x9e400000 0x92000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00592 add.s 0x9e400000 0x91ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00593 add.s 0x9e400000 0x92000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00594 add.s 0x1e7fffff 0x12000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00595 add.s 0x1e7fffff 0x11ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00596 add.s 0x1e7fffff 0x12000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00597 add.s 0x9e7fffff 0x92000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00598 add.s 0x9e7fffff 0x91ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00599 add.s 0x9e7fffff 0x92000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00600 add.s 0x1e000002 0x12000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00601 add.s 0x1e000002 0x11ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00602 add.s 0x1e000002 0x12000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00603 add.s 0x9e000002 0x92000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00604 add.s 0x9e000002 0x91ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00605 add.s 0x9e000002 0x92000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00606 add.s 0x1e000003 0x12000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00607 add.s 0x1e000003 0x11ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00608 add.s 0x1e000003 0x12000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00609 add.s 0x9e000003 0x92000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00610 add.s 0x9e000003 0x91ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00611 add.s 0x9e000003 0x92000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00612 add.s 0x64000000 0x58000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00613 add.s 0x64000000 0x57ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00614 add.s 0x64000000 0x58000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00615 add.s 0xe4000000 0xd8000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00616 add.s 0xe4000000 0xd7ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00617 add.s 0xe4000000 0xd8000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00618 add.s 0x64000001 0x58000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00619 add.s 0x64000001 0x57ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00620 add.s 0x64000001 0x58000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00621 add.s 0xe4000001 0xd8000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00622 add.s 0xe4000001 0xd7ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00623 add.s 0xe4000001 0xd8000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00624 add.s 0x64400000 0x58000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00625 add.s 0x64400000 0x57ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00626 add.s 0x64400000 0x58000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00627 add.s 0xe4400000 0xd8000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00628 add.s 0xe4400000 0xd7ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00629 add.s 0xe4400000 0xd8000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00630 add.s 0x647fffff 0x58000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00631 add.s 0x647fffff 0x57ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00632 add.s 0x647fffff 0x58000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00633 add.s 0xe47fffff 0xd8000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00634 add.s 0xe47fffff 0xd7ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00635 add.s 0xe47fffff 0xd8000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00636 add.s 0x64000002 0x58000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00637 add.s 0x64000002 0x57ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00638 add.s 0x64000002 0x58000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00639 add.s 0xe4000002 0xd8000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00640 add.s 0xe4000002 0xd7ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00641 add.s 0xe4000002 0xd8000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00642 add.s 0x64000003 0x58000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00643 add.s 0x64000003 0x57ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00644 add.s 0x64000003 0x58000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00645 add.s 0xe4000003 0xd8000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00646 add.s 0xe4000003 0xd7ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00647 add.s 0xe4000003 0xd8000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00648 add.s 0x3f800000 0x33800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00649 add.s 0x3f800000 0x337fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00650 add.s 0x3f800000 0x33800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00651 add.s 0xbf800000 0xb3800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00652 add.s 0xbf800000 0xb37fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00653 add.s 0xbf800000 0xb3800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00654 add.s 0x3f800001 0x33800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00655 add.s 0x3f800001 0x337fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00656 add.s 0x3f800001 0x33800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00657 add.s 0xbf800001 0xb3800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00658 add.s 0xbf800001 0xb37fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00659 add.s 0xbf800001 0xb3800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00660 add.s 0x3fc00000 0x33800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00661 add.s 0x3fc00000 0x337fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00662 add.s 0x3fc00000 0x33800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00663 add.s 0xbfc00000 0xb3800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00664 add.s 0xbfc00000 0xb37fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00665 add.s 0xbfc00000 0xb3800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00666 add.s 0x3fffffff 0x33800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00667 add.s 0x3fffffff 0x337fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00668 add.s 0x3fffffff 0x33800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00669 add.s 0xbfffffff 0xb3800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00670 add.s 0xbfffffff 0xb37fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00671 add.s 0xbfffffff 0xb3800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00672 add.s 0x3f800002 0x33800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00673 add.s 0x3f800002 0x337fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00674 add.s 0x3f800002 0x33800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00675 add.s 0xbf800002 0xb3800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00676 add.s 0xbf800002 0xb37fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00677 add.s 0xbf800002 0xb3800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00678 add.s 0x3f800003 0x33800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00679 add.s 0x3f800003 0x337fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00680 add.s 0x3f800003 0x33800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00681 add.s 0xbf800003 0xb3800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00682 add.s 0xbf800003 0xb37fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00683 add.s 0xbf800003 0xb3800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00684 add.s 0x41000000 0x35000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00685 add.s 0x41000000 0x34ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00686 add.s 0x41000000 0x35000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00687 add.s 0xc1000000 0xb5000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00688 add.s 0xc1000000 0xb4ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00689 add.s 0xc1000000 0xb5000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00690 add.s 0x41000001 0x35000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00691 add.s 0x41000001 0x34ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00692 add.s 0x41000001 0x35000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00693 add.s 0xc1000001 0xb5000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00694 add.s 0xc1000001 0xb4ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00695 add.s 0xc1000001 0xb5000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00696 add.s 0x41400000 0x35000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00697 add.s 0x41400000 0x34ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00698 add.s 0x41400000 0x35000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00699 add.s 0xc1400000 0xb5000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00700 add.s 0xc1400000 0xb4ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00701 add.s 0xc1400000 0xb5000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00702 add.s 0x417fffff 0x35000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00703 add.s 0x417fffff 0x34ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00704 add.s 0x417fffff 0x35000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00705 add.s 0xc17fffff 0xb5000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00706 add.s 0xc17fffff 0xb4ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00707 add.s 0xc17fffff 0xb5000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00708 add.s 0x41000002 0x35000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00709 add.s 0x41000002 0x34ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00710 add.s 0x41000002 0x35000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00711 add.s 0xc1000002 0xb5000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00712 add.s 0xc1000002 0xb4ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00713 add.s 0xc1000002 0xb5000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00714 add.s 0x41000003 0x35000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00715 add.s 0x41000003 0x34ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00716 add.s 0x41000003 0x35000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00717 add.s 0xc1000003 0xb5000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00718 add.s 0xc1000003 0xb4ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00719 add.s 0xc1000003 0xb5000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00720 add.s 0x32000000 0x26000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00721 add.s 0x32000000 0x25ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00722 add.s 0x32000000 0x26000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00723 add.s 0xb2000000 0xa6000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00724 add.s 0xb2000000 0xa5ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00725 add.s 0xb2000000 0xa6000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00726 add.s 0x32000001 0x26000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00727 add.s 0x32000001 0x25ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00728 add.s 0x32000001 0x26000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00729 add.s 0xb2000001 0xa6000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00730 add.s 0xb2000001 0xa5ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00731 add.s 0xb2000001 0xa6000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00732 add.s 0x32400000 0x26000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00733 add.s 0x32400000 0x25ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00734 add.s 0x32400000 0x26000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00735 add.s 0xb2400000 0xa6000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00736 add.s 0xb2400000 0xa5ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00737 add.s 0xb2400000 0xa6000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00738 add.s 0x327fffff 0x26000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00739 add.s 0x327fffff 0x25ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00740 add.s 0x327fffff 0x26000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00741 add.s 0xb27fffff 0xa6000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00742 add.s 0xb27fffff 0xa5ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00743 add.s 0xb27fffff 0xa6000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00744 add.s 0x32000002 0x26000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00745 add.s 0x32000002 0x25ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00746 add.s 0x32000002 0x26000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00747 add.s 0xb2000002 0xa6000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00748 add.s 0xb2000002 0xa5ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00749 add.s 0xb2000002 0xa6000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00750 add.s 0x32000003 0x26000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00751 add.s 0x32000003 0x25ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00752 add.s 0x32000003 0x26000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00753 add.s 0xb2000003 0xa6000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00754 add.s 0xb2000003 0xa5ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00755 add.s 0xb2000003 0xa6000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00756 add.s 0x4b000000 0x3f000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00757 add.s 0x4b000000 0x3effffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00758 add.s 0x4b000000 0x3f000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00759 add.s 0xcb000000 0xbf000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00760 add.s 0xcb000000 0xbeffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00761 add.s 0xcb000000 0xbf000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00762 add.s 0x4b000001 0x3f000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00763 add.s 0x4b000001 0x3effffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00764 add.s 0x4b000001 0x3f000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00765 add.s 0xcb000001 0xbf000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00766 add.s 0xcb000001 0xbeffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00767 add.s 0xcb000001 0xbf000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00768 add.s 0x4b400000 0x3f000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00769 add.s 0x4b400000 0x3effffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00770 add.s 0x4b400000 0x3f000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00771 add.s 0xcb400000 0xbf000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00772 add.s 0xcb400000 0xbeffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00773 add.s 0xcb400000 0xbf000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00774 add.s 0x4b7fffff 0x3f000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00775 add.s 0x4b7fffff 0x3effffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00776 add.s 0x4b7fffff 0x3f000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00777 add.s 0xcb7fffff 0xbf000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00778 add.s 0xcb7fffff 0xbeffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00779 add.s 0xcb7fffff 0xbf000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00780 add.s 0x4b000002 0x3f000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00781 add.s 0x4b000002 0x3effffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00782 add.s 0x4b000002 0x3f000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00783 add.s 0xcb000002 0xbf000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00784 add.s 0xcb000002 0xbeffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00785 add.s 0xcb000002 0xbf000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00786 add.s 0x4b000003 0x3f000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00787 add.s 0x4b000003 0x3effffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00788 add.s 0x4b000003 0x3f000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00789 add.s 0xcb000003 0xbf000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00790 add.s 0xcb000003 0xbeffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00791 add.s 0xcb000003 0xbf000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00792 add.s 0x1e000000 0x12000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00793 add.s 0x1e000000 0x11ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00794 add.s 0x1e000000 0x12000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00795 add.s 0x9e000000 0x92000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00796 add.s 0x9e000000 0x91ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00797 add.s 0x9e000000 0x92000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00798 add.s 0x1e000001 0x12000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00799 add.s 0x1e000001 0x11ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00800 add.s 0x1e000001 0x12000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00801 add.s 0x9e000001 0x92000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00802 add.s 0x9e000001 0x91ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00803 add.s 0x9e000001 0x92000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00804 add.s 0x1e400000 0x12000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00805 add.s 0x1e400000 0x11ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00806 add.s 0x1e400000 0x12000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00807 add.s 0x9e400000 0x92000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00808 add.s 0x9e400000 0x91ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00809 add.s 0x9e400000 0x92000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00810 add.s 0x1e7fffff 0x12000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00811 add.s 0x1e7fffff 0x11ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00812 add.s 0x1e7fffff 0x12000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00813 add.s 0x9e7fffff 0x92000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00814 add.s 0x9e7fffff 0x91ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00815 add.s 0x9e7fffff 0x92000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00816 add.s 0x1e000002 0x12000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00817 add.s 0x1e000002 0x11ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00818 add.s 0x1e000002 0x12000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00819 add.s 0x9e000002 0x92000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00820 add.s 0x9e000002 0x91ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00821 add.s 0x9e000002 0x92000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00822 add.s 0x1e000003 0x12000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00823 add.s 0x1e000003 0x11ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00824 add.s 0x1e000003 0x12000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00825 add.s 0x9e000003 0x92000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00826 add.s 0x9e000003 0x91ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00827 add.s 0x9e000003 0x92000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00828 add.s 0x64000000 0x58000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00829 add.s 0x64000000 0x57ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00830 add.s 0x64000000 0x58000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00831 add.s 0xe4000000 0xd8000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00832 add.s 0xe4000000 0xd7ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00833 add.s 0xe4000000 0xd8000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00834 add.s 0x64000001 0x58000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00835 add.s 0x64000001 0x57ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00836 add.s 0x64000001 0x58000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00837 add.s 0xe4000001 0xd8000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00838 add.s 0xe4000001 0xd7ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00839 add.s 0xe4000001 0xd8000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00840 add.s 0x64400000 0x58000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00841 add.s 0x64400000 0x57ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00842 add.s 0x64400000 0x58000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00843 add.s 0xe4400000 0xd8000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00844 add.s 0xe4400000 0xd7ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00845 add.s 0xe4400000 0xd8000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00846 add.s 0x647fffff 0x58000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00847 add.s 0x647fffff 0x57ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00848 add.s 0x647fffff 0x58000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00849 add.s 0xe47fffff 0xd8000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00850 add.s 0xe47fffff 0xd7ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00851 add.s 0xe47fffff 0xd8000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00852 add.s 0x64000002 0x58000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00853 add.s 0x64000002 0x57ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00854 add.s 0x64000002 0x58000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00855 add.s 0xe4000002 0xd8000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00856 add.s 0xe4000002 0xd7ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00857 add.s 0xe4000002 0xd8000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00858 add.s 0x64000003 0x58000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00859 add.s 0x64000003 0x57ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00860 add.s 0x64000003 0x58000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00861 add.s 0xe4000003 0xd8000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00862 add.s 0xe4000003 0xd7ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00863 add.s 0xe4000003 0xd8000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -00864 sub.s 0x3f800000 0x33800000 0x00000000 0 0 -> 0x3f7fffff UNKNOWN:fsr_flag_bits -00865 sub.s 0x3f800000 0x337fffff 0x00000000 0 0 -> 0x3f7fffff UNKNOWN:fsr_flag_bits -00866 sub.s 0x3f800000 0x33800001 0x00000000 0 0 -> 0x3f7fffff UNKNOWN:fsr_flag_bits -00867 sub.s 0xbf800000 0xb3800000 0x00000000 0 0 -> 0xbf7fffff UNKNOWN:fsr_flag_bits -00868 sub.s 0xbf800000 0xb37fffff 0x00000000 0 0 -> 0xbf7fffff UNKNOWN:fsr_flag_bits -00869 sub.s 0xbf800000 0xb3800001 0x00000000 0 0 -> 0xbf7fffff UNKNOWN:fsr_flag_bits -00870 sub.s 0x3f800001 0x33800000 0x00000000 0 0 -> 0x3f800000 UNKNOWN:fsr_flag_bits -00871 sub.s 0x3f800001 0x337fffff 0x00000000 0 0 -> 0x3f800001 UNKNOWN:fsr_flag_bits -00872 sub.s 0x3f800001 0x33800001 0x00000000 0 0 -> 0x3f800000 UNKNOWN:fsr_flag_bits -00873 sub.s 0xbf800001 0xb3800000 0x00000000 0 0 -> 0xbf800000 UNKNOWN:fsr_flag_bits -00874 sub.s 0xbf800001 0xb37fffff 0x00000000 0 0 -> 0xbf800001 UNKNOWN:fsr_flag_bits -00875 sub.s 0xbf800001 0xb3800001 0x00000000 0 0 -> 0xbf800000 UNKNOWN:fsr_flag_bits -00876 sub.s 0x3fc00000 0x33800000 0x00000000 0 0 -> 0x3fc00000 UNKNOWN:fsr_flag_bits -00877 sub.s 0x3fc00000 0x337fffff 0x00000000 0 0 -> 0x3fc00000 UNKNOWN:fsr_flag_bits -00878 sub.s 0x3fc00000 0x33800001 0x00000000 0 0 -> 0x3fbfffff UNKNOWN:fsr_flag_bits -00879 sub.s 0xbfc00000 0xb3800000 0x00000000 0 0 -> 0xbfc00000 UNKNOWN:fsr_flag_bits -00880 sub.s 0xbfc00000 0xb37fffff 0x00000000 0 0 -> 0xbfc00000 UNKNOWN:fsr_flag_bits -00881 sub.s 0xbfc00000 0xb3800001 0x00000000 0 0 -> 0xbfbfffff UNKNOWN:fsr_flag_bits -00882 sub.s 0x3fffffff 0x33800000 0x00000000 0 0 -> 0x3ffffffe UNKNOWN:fsr_flag_bits -00883 sub.s 0x3fffffff 0x337fffff 0x00000000 0 0 -> 0x3fffffff UNKNOWN:fsr_flag_bits -00884 sub.s 0x3fffffff 0x33800001 0x00000000 0 0 -> 0x3ffffffe UNKNOWN:fsr_flag_bits -00885 sub.s 0xbfffffff 0xb3800000 0x00000000 0 0 -> 0xbffffffe UNKNOWN:fsr_flag_bits -00886 sub.s 0xbfffffff 0xb37fffff 0x00000000 0 0 -> 0xbfffffff UNKNOWN:fsr_flag_bits -00887 sub.s 0xbfffffff 0xb3800001 0x00000000 0 0 -> 0xbffffffe UNKNOWN:fsr_flag_bits -00888 sub.s 0x3f800002 0x33800000 0x00000000 0 0 -> 0x3f800002 UNKNOWN:fsr_flag_bits -00889 sub.s 0x3f800002 0x337fffff 0x00000000 0 0 -> 0x3f800002 UNKNOWN:fsr_flag_bits -00890 sub.s 0x3f800002 0x33800001 0x00000000 0 0 -> 0x3f800001 UNKNOWN:fsr_flag_bits -00891 sub.s 0xbf800002 0xb3800000 0x00000000 0 0 -> 0xbf800002 UNKNOWN:fsr_flag_bits -00892 sub.s 0xbf800002 0xb37fffff 0x00000000 0 0 -> 0xbf800002 UNKNOWN:fsr_flag_bits -00893 sub.s 0xbf800002 0xb3800001 0x00000000 0 0 -> 0xbf800001 UNKNOWN:fsr_flag_bits -00894 sub.s 0x3f800003 0x33800000 0x00000000 0 0 -> 0x3f800002 UNKNOWN:fsr_flag_bits -00895 sub.s 0x3f800003 0x337fffff 0x00000000 0 0 -> 0x3f800003 UNKNOWN:fsr_flag_bits -00896 sub.s 0x3f800003 0x33800001 0x00000000 0 0 -> 0x3f800002 UNKNOWN:fsr_flag_bits -00897 sub.s 0xbf800003 0xb3800000 0x00000000 0 0 -> 0xbf800002 UNKNOWN:fsr_flag_bits -00898 sub.s 0xbf800003 0xb37fffff 0x00000000 0 0 -> 0xbf800003 UNKNOWN:fsr_flag_bits -00899 sub.s 0xbf800003 0xb3800001 0x00000000 0 0 -> 0xbf800002 UNKNOWN:fsr_flag_bits -00900 sub.s 0x41000000 0x35000000 0x00000000 0 0 -> 0x40ffffff UNKNOWN:fsr_flag_bits -00901 sub.s 0x41000000 0x34ffffff 0x00000000 0 0 -> 0x40ffffff UNKNOWN:fsr_flag_bits -00902 sub.s 0x41000000 0x35000001 0x00000000 0 0 -> 0x40ffffff UNKNOWN:fsr_flag_bits -00903 sub.s 0xc1000000 0xb5000000 0x00000000 0 0 -> 0xc0ffffff UNKNOWN:fsr_flag_bits -00904 sub.s 0xc1000000 0xb4ffffff 0x00000000 0 0 -> 0xc0ffffff UNKNOWN:fsr_flag_bits -00905 sub.s 0xc1000000 0xb5000001 0x00000000 0 0 -> 0xc0ffffff UNKNOWN:fsr_flag_bits -00906 sub.s 0x41000001 0x35000000 0x00000000 0 0 -> 0x41000000 UNKNOWN:fsr_flag_bits -00907 sub.s 0x41000001 0x34ffffff 0x00000000 0 0 -> 0x41000001 UNKNOWN:fsr_flag_bits -00908 sub.s 0x41000001 0x35000001 0x00000000 0 0 -> 0x41000000 UNKNOWN:fsr_flag_bits -00909 sub.s 0xc1000001 0xb5000000 0x00000000 0 0 -> 0xc1000000 UNKNOWN:fsr_flag_bits -00910 sub.s 0xc1000001 0xb4ffffff 0x00000000 0 0 -> 0xc1000001 UNKNOWN:fsr_flag_bits -00911 sub.s 0xc1000001 0xb5000001 0x00000000 0 0 -> 0xc1000000 UNKNOWN:fsr_flag_bits -00912 sub.s 0x41400000 0x35000000 0x00000000 0 0 -> 0x41400000 UNKNOWN:fsr_flag_bits -00913 sub.s 0x41400000 0x34ffffff 0x00000000 0 0 -> 0x41400000 UNKNOWN:fsr_flag_bits -00914 sub.s 0x41400000 0x35000001 0x00000000 0 0 -> 0x413fffff UNKNOWN:fsr_flag_bits -00915 sub.s 0xc1400000 0xb5000000 0x00000000 0 0 -> 0xc1400000 UNKNOWN:fsr_flag_bits -00916 sub.s 0xc1400000 0xb4ffffff 0x00000000 0 0 -> 0xc1400000 UNKNOWN:fsr_flag_bits -00917 sub.s 0xc1400000 0xb5000001 0x00000000 0 0 -> 0xc13fffff UNKNOWN:fsr_flag_bits -00918 sub.s 0x417fffff 0x35000000 0x00000000 0 0 -> 0x417ffffe UNKNOWN:fsr_flag_bits -00919 sub.s 0x417fffff 0x34ffffff 0x00000000 0 0 -> 0x417fffff UNKNOWN:fsr_flag_bits -00920 sub.s 0x417fffff 0x35000001 0x00000000 0 0 -> 0x417ffffe UNKNOWN:fsr_flag_bits -00921 sub.s 0xc17fffff 0xb5000000 0x00000000 0 0 -> 0xc17ffffe UNKNOWN:fsr_flag_bits -00922 sub.s 0xc17fffff 0xb4ffffff 0x00000000 0 0 -> 0xc17fffff UNKNOWN:fsr_flag_bits -00923 sub.s 0xc17fffff 0xb5000001 0x00000000 0 0 -> 0xc17ffffe UNKNOWN:fsr_flag_bits -00924 sub.s 0x41000002 0x35000000 0x00000000 0 0 -> 0x41000002 UNKNOWN:fsr_flag_bits -00925 sub.s 0x41000002 0x34ffffff 0x00000000 0 0 -> 0x41000002 UNKNOWN:fsr_flag_bits -00926 sub.s 0x41000002 0x35000001 0x00000000 0 0 -> 0x41000001 UNKNOWN:fsr_flag_bits -00927 sub.s 0xc1000002 0xb5000000 0x00000000 0 0 -> 0xc1000002 UNKNOWN:fsr_flag_bits -00928 sub.s 0xc1000002 0xb4ffffff 0x00000000 0 0 -> 0xc1000002 UNKNOWN:fsr_flag_bits -00929 sub.s 0xc1000002 0xb5000001 0x00000000 0 0 -> 0xc1000001 UNKNOWN:fsr_flag_bits -00930 sub.s 0x41000003 0x35000000 0x00000000 0 0 -> 0x41000002 UNKNOWN:fsr_flag_bits -00931 sub.s 0x41000003 0x34ffffff 0x00000000 0 0 -> 0x41000003 UNKNOWN:fsr_flag_bits -00932 sub.s 0x41000003 0x35000001 0x00000000 0 0 -> 0x41000002 UNKNOWN:fsr_flag_bits -00933 sub.s 0xc1000003 0xb5000000 0x00000000 0 0 -> 0xc1000002 UNKNOWN:fsr_flag_bits -00934 sub.s 0xc1000003 0xb4ffffff 0x00000000 0 0 -> 0xc1000003 UNKNOWN:fsr_flag_bits -00935 sub.s 0xc1000003 0xb5000001 0x00000000 0 0 -> 0xc1000002 UNKNOWN:fsr_flag_bits -00936 sub.s 0x32000000 0x26000000 0x00000000 0 0 -> 0x31ffffff UNKNOWN:fsr_flag_bits -00937 sub.s 0x32000000 0x25ffffff 0x00000000 0 0 -> 0x31ffffff UNKNOWN:fsr_flag_bits -00938 sub.s 0x32000000 0x26000001 0x00000000 0 0 -> 0x31ffffff UNKNOWN:fsr_flag_bits -00939 sub.s 0xb2000000 0xa6000000 0x00000000 0 0 -> 0xb1ffffff UNKNOWN:fsr_flag_bits -00940 sub.s 0xb2000000 0xa5ffffff 0x00000000 0 0 -> 0xb1ffffff UNKNOWN:fsr_flag_bits -00941 sub.s 0xb2000000 0xa6000001 0x00000000 0 0 -> 0xb1ffffff UNKNOWN:fsr_flag_bits -00942 sub.s 0x32000001 0x26000000 0x00000000 0 0 -> 0x32000000 UNKNOWN:fsr_flag_bits -00943 sub.s 0x32000001 0x25ffffff 0x00000000 0 0 -> 0x32000001 UNKNOWN:fsr_flag_bits -00944 sub.s 0x32000001 0x26000001 0x00000000 0 0 -> 0x32000000 UNKNOWN:fsr_flag_bits -00945 sub.s 0xb2000001 0xa6000000 0x00000000 0 0 -> 0xb2000000 UNKNOWN:fsr_flag_bits -00946 sub.s 0xb2000001 0xa5ffffff 0x00000000 0 0 -> 0xb2000001 UNKNOWN:fsr_flag_bits -00947 sub.s 0xb2000001 0xa6000001 0x00000000 0 0 -> 0xb2000000 UNKNOWN:fsr_flag_bits -00948 sub.s 0x32400000 0x26000000 0x00000000 0 0 -> 0x32400000 UNKNOWN:fsr_flag_bits -00949 sub.s 0x32400000 0x25ffffff 0x00000000 0 0 -> 0x32400000 UNKNOWN:fsr_flag_bits -00950 sub.s 0x32400000 0x26000001 0x00000000 0 0 -> 0x323fffff UNKNOWN:fsr_flag_bits -00951 sub.s 0xb2400000 0xa6000000 0x00000000 0 0 -> 0xb2400000 UNKNOWN:fsr_flag_bits -00952 sub.s 0xb2400000 0xa5ffffff 0x00000000 0 0 -> 0xb2400000 UNKNOWN:fsr_flag_bits -00953 sub.s 0xb2400000 0xa6000001 0x00000000 0 0 -> 0xb23fffff UNKNOWN:fsr_flag_bits -00954 sub.s 0x327fffff 0x26000000 0x00000000 0 0 -> 0x327ffffe UNKNOWN:fsr_flag_bits -00955 sub.s 0x327fffff 0x25ffffff 0x00000000 0 0 -> 0x327fffff UNKNOWN:fsr_flag_bits -00956 sub.s 0x327fffff 0x26000001 0x00000000 0 0 -> 0x327ffffe UNKNOWN:fsr_flag_bits -00957 sub.s 0xb27fffff 0xa6000000 0x00000000 0 0 -> 0xb27ffffe UNKNOWN:fsr_flag_bits -00958 sub.s 0xb27fffff 0xa5ffffff 0x00000000 0 0 -> 0xb27fffff UNKNOWN:fsr_flag_bits -00959 sub.s 0xb27fffff 0xa6000001 0x00000000 0 0 -> 0xb27ffffe UNKNOWN:fsr_flag_bits -00960 sub.s 0x32000002 0x26000000 0x00000000 0 0 -> 0x32000002 UNKNOWN:fsr_flag_bits -00961 sub.s 0x32000002 0x25ffffff 0x00000000 0 0 -> 0x32000002 UNKNOWN:fsr_flag_bits -00962 sub.s 0x32000002 0x26000001 0x00000000 0 0 -> 0x32000001 UNKNOWN:fsr_flag_bits -00963 sub.s 0xb2000002 0xa6000000 0x00000000 0 0 -> 0xb2000002 UNKNOWN:fsr_flag_bits -00964 sub.s 0xb2000002 0xa5ffffff 0x00000000 0 0 -> 0xb2000002 UNKNOWN:fsr_flag_bits -00965 sub.s 0xb2000002 0xa6000001 0x00000000 0 0 -> 0xb2000001 UNKNOWN:fsr_flag_bits -00966 sub.s 0x32000003 0x26000000 0x00000000 0 0 -> 0x32000002 UNKNOWN:fsr_flag_bits -00967 sub.s 0x32000003 0x25ffffff 0x00000000 0 0 -> 0x32000003 UNKNOWN:fsr_flag_bits -00968 sub.s 0x32000003 0x26000001 0x00000000 0 0 -> 0x32000002 UNKNOWN:fsr_flag_bits -00969 sub.s 0xb2000003 0xa6000000 0x00000000 0 0 -> 0xb2000002 UNKNOWN:fsr_flag_bits -00970 sub.s 0xb2000003 0xa5ffffff 0x00000000 0 0 -> 0xb2000003 UNKNOWN:fsr_flag_bits -00971 sub.s 0xb2000003 0xa6000001 0x00000000 0 0 -> 0xb2000002 UNKNOWN:fsr_flag_bits -00972 sub.s 0x4b000000 0x3f000000 0x00000000 0 0 -> 0x4affffff UNKNOWN:fsr_flag_bits -00973 sub.s 0x4b000000 0x3effffff 0x00000000 0 0 -> 0x4affffff UNKNOWN:fsr_flag_bits -00974 sub.s 0x4b000000 0x3f000001 0x00000000 0 0 -> 0x4affffff UNKNOWN:fsr_flag_bits -00975 sub.s 0xcb000000 0xbf000000 0x00000000 0 0 -> 0xcaffffff UNKNOWN:fsr_flag_bits -00976 sub.s 0xcb000000 0xbeffffff 0x00000000 0 0 -> 0xcaffffff UNKNOWN:fsr_flag_bits -00977 sub.s 0xcb000000 0xbf000001 0x00000000 0 0 -> 0xcaffffff UNKNOWN:fsr_flag_bits -00978 sub.s 0x4b000001 0x3f000000 0x00000000 0 0 -> 0x4b000000 UNKNOWN:fsr_flag_bits -00979 sub.s 0x4b000001 0x3effffff 0x00000000 0 0 -> 0x4b000001 UNKNOWN:fsr_flag_bits -00980 sub.s 0x4b000001 0x3f000001 0x00000000 0 0 -> 0x4b000000 UNKNOWN:fsr_flag_bits -00981 sub.s 0xcb000001 0xbf000000 0x00000000 0 0 -> 0xcb000000 UNKNOWN:fsr_flag_bits -00982 sub.s 0xcb000001 0xbeffffff 0x00000000 0 0 -> 0xcb000001 UNKNOWN:fsr_flag_bits -00983 sub.s 0xcb000001 0xbf000001 0x00000000 0 0 -> 0xcb000000 UNKNOWN:fsr_flag_bits -00984 sub.s 0x4b400000 0x3f000000 0x00000000 0 0 -> 0x4b400000 UNKNOWN:fsr_flag_bits -00985 sub.s 0x4b400000 0x3effffff 0x00000000 0 0 -> 0x4b400000 UNKNOWN:fsr_flag_bits -00986 sub.s 0x4b400000 0x3f000001 0x00000000 0 0 -> 0x4b3fffff UNKNOWN:fsr_flag_bits -00987 sub.s 0xcb400000 0xbf000000 0x00000000 0 0 -> 0xcb400000 UNKNOWN:fsr_flag_bits -00988 sub.s 0xcb400000 0xbeffffff 0x00000000 0 0 -> 0xcb400000 UNKNOWN:fsr_flag_bits -00989 sub.s 0xcb400000 0xbf000001 0x00000000 0 0 -> 0xcb3fffff UNKNOWN:fsr_flag_bits -00990 sub.s 0x4b7fffff 0x3f000000 0x00000000 0 0 -> 0x4b7ffffe UNKNOWN:fsr_flag_bits -00991 sub.s 0x4b7fffff 0x3effffff 0x00000000 0 0 -> 0x4b7fffff UNKNOWN:fsr_flag_bits -00992 sub.s 0x4b7fffff 0x3f000001 0x00000000 0 0 -> 0x4b7ffffe UNKNOWN:fsr_flag_bits -00993 sub.s 0xcb7fffff 0xbf000000 0x00000000 0 0 -> 0xcb7ffffe UNKNOWN:fsr_flag_bits -00994 sub.s 0xcb7fffff 0xbeffffff 0x00000000 0 0 -> 0xcb7fffff UNKNOWN:fsr_flag_bits -00995 sub.s 0xcb7fffff 0xbf000001 0x00000000 0 0 -> 0xcb7ffffe UNKNOWN:fsr_flag_bits -00996 sub.s 0x4b000002 0x3f000000 0x00000000 0 0 -> 0x4b000002 UNKNOWN:fsr_flag_bits -00997 sub.s 0x4b000002 0x3effffff 0x00000000 0 0 -> 0x4b000002 UNKNOWN:fsr_flag_bits -00998 sub.s 0x4b000002 0x3f000001 0x00000000 0 0 -> 0x4b000001 UNKNOWN:fsr_flag_bits -00999 sub.s 0xcb000002 0xbf000000 0x00000000 0 0 -> 0xcb000002 UNKNOWN:fsr_flag_bits -01000 sub.s 0xcb000002 0xbeffffff 0x00000000 0 0 -> 0xcb000002 UNKNOWN:fsr_flag_bits -01001 sub.s 0xcb000002 0xbf000001 0x00000000 0 0 -> 0xcb000001 UNKNOWN:fsr_flag_bits -01002 sub.s 0x4b000003 0x3f000000 0x00000000 0 0 -> 0x4b000002 UNKNOWN:fsr_flag_bits -01003 sub.s 0x4b000003 0x3effffff 0x00000000 0 0 -> 0x4b000003 UNKNOWN:fsr_flag_bits -01004 sub.s 0x4b000003 0x3f000001 0x00000000 0 0 -> 0x4b000002 UNKNOWN:fsr_flag_bits -01005 sub.s 0xcb000003 0xbf000000 0x00000000 0 0 -> 0xcb000002 UNKNOWN:fsr_flag_bits -01006 sub.s 0xcb000003 0xbeffffff 0x00000000 0 0 -> 0xcb000003 UNKNOWN:fsr_flag_bits -01007 sub.s 0xcb000003 0xbf000001 0x00000000 0 0 -> 0xcb000002 UNKNOWN:fsr_flag_bits -01008 sub.s 0x1e000000 0x12000000 0x00000000 0 0 -> 0x1dffffff UNKNOWN:fsr_flag_bits -01009 sub.s 0x1e000000 0x11ffffff 0x00000000 0 0 -> 0x1dffffff UNKNOWN:fsr_flag_bits -01010 sub.s 0x1e000000 0x12000001 0x00000000 0 0 -> 0x1dffffff UNKNOWN:fsr_flag_bits -01011 sub.s 0x9e000000 0x92000000 0x00000000 0 0 -> 0x9dffffff UNKNOWN:fsr_flag_bits -01012 sub.s 0x9e000000 0x91ffffff 0x00000000 0 0 -> 0x9dffffff UNKNOWN:fsr_flag_bits -01013 sub.s 0x9e000000 0x92000001 0x00000000 0 0 -> 0x9dffffff UNKNOWN:fsr_flag_bits -01014 sub.s 0x1e000001 0x12000000 0x00000000 0 0 -> 0x1e000000 UNKNOWN:fsr_flag_bits -01015 sub.s 0x1e000001 0x11ffffff 0x00000000 0 0 -> 0x1e000001 UNKNOWN:fsr_flag_bits -01016 sub.s 0x1e000001 0x12000001 0x00000000 0 0 -> 0x1e000000 UNKNOWN:fsr_flag_bits -01017 sub.s 0x9e000001 0x92000000 0x00000000 0 0 -> 0x9e000000 UNKNOWN:fsr_flag_bits -01018 sub.s 0x9e000001 0x91ffffff 0x00000000 0 0 -> 0x9e000001 UNKNOWN:fsr_flag_bits -01019 sub.s 0x9e000001 0x92000001 0x00000000 0 0 -> 0x9e000000 UNKNOWN:fsr_flag_bits -01020 sub.s 0x1e400000 0x12000000 0x00000000 0 0 -> 0x1e400000 UNKNOWN:fsr_flag_bits -01021 sub.s 0x1e400000 0x11ffffff 0x00000000 0 0 -> 0x1e400000 UNKNOWN:fsr_flag_bits -01022 sub.s 0x1e400000 0x12000001 0x00000000 0 0 -> 0x1e3fffff UNKNOWN:fsr_flag_bits -01023 sub.s 0x9e400000 0x92000000 0x00000000 0 0 -> 0x9e400000 UNKNOWN:fsr_flag_bits -01024 sub.s 0x9e400000 0x91ffffff 0x00000000 0 0 -> 0x9e400000 UNKNOWN:fsr_flag_bits -01025 sub.s 0x9e400000 0x92000001 0x00000000 0 0 -> 0x9e3fffff UNKNOWN:fsr_flag_bits -01026 sub.s 0x1e7fffff 0x12000000 0x00000000 0 0 -> 0x1e7ffffe UNKNOWN:fsr_flag_bits -01027 sub.s 0x1e7fffff 0x11ffffff 0x00000000 0 0 -> 0x1e7fffff UNKNOWN:fsr_flag_bits -01028 sub.s 0x1e7fffff 0x12000001 0x00000000 0 0 -> 0x1e7ffffe UNKNOWN:fsr_flag_bits -01029 sub.s 0x9e7fffff 0x92000000 0x00000000 0 0 -> 0x9e7ffffe UNKNOWN:fsr_flag_bits -01030 sub.s 0x9e7fffff 0x91ffffff 0x00000000 0 0 -> 0x9e7fffff UNKNOWN:fsr_flag_bits -01031 sub.s 0x9e7fffff 0x92000001 0x00000000 0 0 -> 0x9e7ffffe UNKNOWN:fsr_flag_bits -01032 sub.s 0x1e000002 0x12000000 0x00000000 0 0 -> 0x1e000002 UNKNOWN:fsr_flag_bits -01033 sub.s 0x1e000002 0x11ffffff 0x00000000 0 0 -> 0x1e000002 UNKNOWN:fsr_flag_bits -01034 sub.s 0x1e000002 0x12000001 0x00000000 0 0 -> 0x1e000001 UNKNOWN:fsr_flag_bits -01035 sub.s 0x9e000002 0x92000000 0x00000000 0 0 -> 0x9e000002 UNKNOWN:fsr_flag_bits -01036 sub.s 0x9e000002 0x91ffffff 0x00000000 0 0 -> 0x9e000002 UNKNOWN:fsr_flag_bits -01037 sub.s 0x9e000002 0x92000001 0x00000000 0 0 -> 0x9e000001 UNKNOWN:fsr_flag_bits -01038 sub.s 0x1e000003 0x12000000 0x00000000 0 0 -> 0x1e000002 UNKNOWN:fsr_flag_bits -01039 sub.s 0x1e000003 0x11ffffff 0x00000000 0 0 -> 0x1e000003 UNKNOWN:fsr_flag_bits -01040 sub.s 0x1e000003 0x12000001 0x00000000 0 0 -> 0x1e000002 UNKNOWN:fsr_flag_bits -01041 sub.s 0x9e000003 0x92000000 0x00000000 0 0 -> 0x9e000002 UNKNOWN:fsr_flag_bits -01042 sub.s 0x9e000003 0x91ffffff 0x00000000 0 0 -> 0x9e000003 UNKNOWN:fsr_flag_bits -01043 sub.s 0x9e000003 0x92000001 0x00000000 0 0 -> 0x9e000002 UNKNOWN:fsr_flag_bits -01044 sub.s 0x64000000 0x58000000 0x00000000 0 0 -> 0x63ffffff UNKNOWN:fsr_flag_bits -01045 sub.s 0x64000000 0x57ffffff 0x00000000 0 0 -> 0x63ffffff UNKNOWN:fsr_flag_bits -01046 sub.s 0x64000000 0x58000001 0x00000000 0 0 -> 0x63ffffff UNKNOWN:fsr_flag_bits -01047 sub.s 0xe4000000 0xd8000000 0x00000000 0 0 -> 0xe3ffffff UNKNOWN:fsr_flag_bits -01048 sub.s 0xe4000000 0xd7ffffff 0x00000000 0 0 -> 0xe3ffffff UNKNOWN:fsr_flag_bits -01049 sub.s 0xe4000000 0xd8000001 0x00000000 0 0 -> 0xe3ffffff UNKNOWN:fsr_flag_bits -01050 sub.s 0x64000001 0x58000000 0x00000000 0 0 -> 0x64000000 UNKNOWN:fsr_flag_bits -01051 sub.s 0x64000001 0x57ffffff 0x00000000 0 0 -> 0x64000001 UNKNOWN:fsr_flag_bits -01052 sub.s 0x64000001 0x58000001 0x00000000 0 0 -> 0x64000000 UNKNOWN:fsr_flag_bits -01053 sub.s 0xe4000001 0xd8000000 0x00000000 0 0 -> 0xe4000000 UNKNOWN:fsr_flag_bits -01054 sub.s 0xe4000001 0xd7ffffff 0x00000000 0 0 -> 0xe4000001 UNKNOWN:fsr_flag_bits -01055 sub.s 0xe4000001 0xd8000001 0x00000000 0 0 -> 0xe4000000 UNKNOWN:fsr_flag_bits -01056 sub.s 0x64400000 0x58000000 0x00000000 0 0 -> 0x64400000 UNKNOWN:fsr_flag_bits -01057 sub.s 0x64400000 0x57ffffff 0x00000000 0 0 -> 0x64400000 UNKNOWN:fsr_flag_bits -01058 sub.s 0x64400000 0x58000001 0x00000000 0 0 -> 0x643fffff UNKNOWN:fsr_flag_bits -01059 sub.s 0xe4400000 0xd8000000 0x00000000 0 0 -> 0xe4400000 UNKNOWN:fsr_flag_bits -01060 sub.s 0xe4400000 0xd7ffffff 0x00000000 0 0 -> 0xe4400000 UNKNOWN:fsr_flag_bits -01061 sub.s 0xe4400000 0xd8000001 0x00000000 0 0 -> 0xe43fffff UNKNOWN:fsr_flag_bits -01062 sub.s 0x647fffff 0x58000000 0x00000000 0 0 -> 0x647ffffe UNKNOWN:fsr_flag_bits -01063 sub.s 0x647fffff 0x57ffffff 0x00000000 0 0 -> 0x647fffff UNKNOWN:fsr_flag_bits -01064 sub.s 0x647fffff 0x58000001 0x00000000 0 0 -> 0x647ffffe UNKNOWN:fsr_flag_bits -01065 sub.s 0xe47fffff 0xd8000000 0x00000000 0 0 -> 0xe47ffffe UNKNOWN:fsr_flag_bits -01066 sub.s 0xe47fffff 0xd7ffffff 0x00000000 0 0 -> 0xe47fffff UNKNOWN:fsr_flag_bits -01067 sub.s 0xe47fffff 0xd8000001 0x00000000 0 0 -> 0xe47ffffe UNKNOWN:fsr_flag_bits -01068 sub.s 0x64000002 0x58000000 0x00000000 0 0 -> 0x64000002 UNKNOWN:fsr_flag_bits -01069 sub.s 0x64000002 0x57ffffff 0x00000000 0 0 -> 0x64000002 UNKNOWN:fsr_flag_bits -01070 sub.s 0x64000002 0x58000001 0x00000000 0 0 -> 0x64000001 UNKNOWN:fsr_flag_bits -01071 sub.s 0xe4000002 0xd8000000 0x00000000 0 0 -> 0xe4000002 UNKNOWN:fsr_flag_bits -01072 sub.s 0xe4000002 0xd7ffffff 0x00000000 0 0 -> 0xe4000002 UNKNOWN:fsr_flag_bits -01073 sub.s 0xe4000002 0xd8000001 0x00000000 0 0 -> 0xe4000001 UNKNOWN:fsr_flag_bits -01074 sub.s 0x64000003 0x58000000 0x00000000 0 0 -> 0x64000002 UNKNOWN:fsr_flag_bits -01075 sub.s 0x64000003 0x57ffffff 0x00000000 0 0 -> 0x64000003 UNKNOWN:fsr_flag_bits -01076 sub.s 0x64000003 0x58000001 0x00000000 0 0 -> 0x64000002 UNKNOWN:fsr_flag_bits -01077 sub.s 0xe4000003 0xd8000000 0x00000000 0 0 -> 0xe4000002 UNKNOWN:fsr_flag_bits -01078 sub.s 0xe4000003 0xd7ffffff 0x00000000 0 0 -> 0xe4000003 UNKNOWN:fsr_flag_bits -01079 sub.s 0xe4000003 0xd8000001 0x00000000 0 0 -> 0xe4000002 UNKNOWN:fsr_flag_bits -01080 sub.s 0x3f800000 0x33800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01081 sub.s 0x3f800000 0x337fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01082 sub.s 0x3f800000 0x33800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01083 sub.s 0xbf800000 0xb3800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01084 sub.s 0xbf800000 0xb37fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01085 sub.s 0xbf800000 0xb3800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01086 sub.s 0x3f800001 0x33800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01087 sub.s 0x3f800001 0x337fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01088 sub.s 0x3f800001 0x33800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01089 sub.s 0xbf800001 0xb3800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01090 sub.s 0xbf800001 0xb37fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01091 sub.s 0xbf800001 0xb3800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01092 sub.s 0x3fc00000 0x33800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01093 sub.s 0x3fc00000 0x337fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01094 sub.s 0x3fc00000 0x33800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01095 sub.s 0xbfc00000 0xb3800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01096 sub.s 0xbfc00000 0xb37fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01097 sub.s 0xbfc00000 0xb3800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01098 sub.s 0x3fffffff 0x33800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01099 sub.s 0x3fffffff 0x337fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01100 sub.s 0x3fffffff 0x33800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01101 sub.s 0xbfffffff 0xb3800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01102 sub.s 0xbfffffff 0xb37fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01103 sub.s 0xbfffffff 0xb3800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01104 sub.s 0x3f800002 0x33800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01105 sub.s 0x3f800002 0x337fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01106 sub.s 0x3f800002 0x33800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01107 sub.s 0xbf800002 0xb3800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01108 sub.s 0xbf800002 0xb37fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01109 sub.s 0xbf800002 0xb3800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01110 sub.s 0x3f800003 0x33800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01111 sub.s 0x3f800003 0x337fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01112 sub.s 0x3f800003 0x33800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01113 sub.s 0xbf800003 0xb3800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01114 sub.s 0xbf800003 0xb37fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01115 sub.s 0xbf800003 0xb3800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01116 sub.s 0x41000000 0x35000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01117 sub.s 0x41000000 0x34ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01118 sub.s 0x41000000 0x35000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01119 sub.s 0xc1000000 0xb5000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01120 sub.s 0xc1000000 0xb4ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01121 sub.s 0xc1000000 0xb5000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01122 sub.s 0x41000001 0x35000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01123 sub.s 0x41000001 0x34ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01124 sub.s 0x41000001 0x35000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01125 sub.s 0xc1000001 0xb5000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01126 sub.s 0xc1000001 0xb4ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01127 sub.s 0xc1000001 0xb5000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01128 sub.s 0x41400000 0x35000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01129 sub.s 0x41400000 0x34ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01130 sub.s 0x41400000 0x35000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01131 sub.s 0xc1400000 0xb5000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01132 sub.s 0xc1400000 0xb4ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01133 sub.s 0xc1400000 0xb5000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01134 sub.s 0x417fffff 0x35000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01135 sub.s 0x417fffff 0x34ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01136 sub.s 0x417fffff 0x35000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01137 sub.s 0xc17fffff 0xb5000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01138 sub.s 0xc17fffff 0xb4ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01139 sub.s 0xc17fffff 0xb5000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01140 sub.s 0x41000002 0x35000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01141 sub.s 0x41000002 0x34ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01142 sub.s 0x41000002 0x35000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01143 sub.s 0xc1000002 0xb5000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01144 sub.s 0xc1000002 0xb4ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01145 sub.s 0xc1000002 0xb5000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01146 sub.s 0x41000003 0x35000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01147 sub.s 0x41000003 0x34ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01148 sub.s 0x41000003 0x35000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01149 sub.s 0xc1000003 0xb5000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01150 sub.s 0xc1000003 0xb4ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01151 sub.s 0xc1000003 0xb5000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01152 sub.s 0x32000000 0x26000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01153 sub.s 0x32000000 0x25ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01154 sub.s 0x32000000 0x26000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01155 sub.s 0xb2000000 0xa6000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01156 sub.s 0xb2000000 0xa5ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01157 sub.s 0xb2000000 0xa6000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01158 sub.s 0x32000001 0x26000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01159 sub.s 0x32000001 0x25ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01160 sub.s 0x32000001 0x26000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01161 sub.s 0xb2000001 0xa6000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01162 sub.s 0xb2000001 0xa5ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01163 sub.s 0xb2000001 0xa6000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01164 sub.s 0x32400000 0x26000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01165 sub.s 0x32400000 0x25ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01166 sub.s 0x32400000 0x26000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01167 sub.s 0xb2400000 0xa6000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01168 sub.s 0xb2400000 0xa5ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01169 sub.s 0xb2400000 0xa6000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01170 sub.s 0x327fffff 0x26000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01171 sub.s 0x327fffff 0x25ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01172 sub.s 0x327fffff 0x26000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01173 sub.s 0xb27fffff 0xa6000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01174 sub.s 0xb27fffff 0xa5ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01175 sub.s 0xb27fffff 0xa6000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01176 sub.s 0x32000002 0x26000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01177 sub.s 0x32000002 0x25ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01178 sub.s 0x32000002 0x26000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01179 sub.s 0xb2000002 0xa6000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01180 sub.s 0xb2000002 0xa5ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01181 sub.s 0xb2000002 0xa6000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01182 sub.s 0x32000003 0x26000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01183 sub.s 0x32000003 0x25ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01184 sub.s 0x32000003 0x26000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01185 sub.s 0xb2000003 0xa6000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01186 sub.s 0xb2000003 0xa5ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01187 sub.s 0xb2000003 0xa6000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01188 sub.s 0x4b000000 0x3f000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01189 sub.s 0x4b000000 0x3effffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01190 sub.s 0x4b000000 0x3f000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01191 sub.s 0xcb000000 0xbf000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01192 sub.s 0xcb000000 0xbeffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01193 sub.s 0xcb000000 0xbf000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01194 sub.s 0x4b000001 0x3f000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01195 sub.s 0x4b000001 0x3effffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01196 sub.s 0x4b000001 0x3f000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01197 sub.s 0xcb000001 0xbf000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01198 sub.s 0xcb000001 0xbeffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01199 sub.s 0xcb000001 0xbf000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01200 sub.s 0x4b400000 0x3f000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01201 sub.s 0x4b400000 0x3effffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01202 sub.s 0x4b400000 0x3f000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01203 sub.s 0xcb400000 0xbf000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01204 sub.s 0xcb400000 0xbeffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01205 sub.s 0xcb400000 0xbf000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01206 sub.s 0x4b7fffff 0x3f000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01207 sub.s 0x4b7fffff 0x3effffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01208 sub.s 0x4b7fffff 0x3f000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01209 sub.s 0xcb7fffff 0xbf000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01210 sub.s 0xcb7fffff 0xbeffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01211 sub.s 0xcb7fffff 0xbf000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01212 sub.s 0x4b000002 0x3f000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01213 sub.s 0x4b000002 0x3effffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01214 sub.s 0x4b000002 0x3f000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01215 sub.s 0xcb000002 0xbf000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01216 sub.s 0xcb000002 0xbeffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01217 sub.s 0xcb000002 0xbf000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01218 sub.s 0x4b000003 0x3f000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01219 sub.s 0x4b000003 0x3effffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01220 sub.s 0x4b000003 0x3f000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01221 sub.s 0xcb000003 0xbf000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01222 sub.s 0xcb000003 0xbeffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01223 sub.s 0xcb000003 0xbf000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01224 sub.s 0x1e000000 0x12000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01225 sub.s 0x1e000000 0x11ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01226 sub.s 0x1e000000 0x12000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01227 sub.s 0x9e000000 0x92000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01228 sub.s 0x9e000000 0x91ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01229 sub.s 0x9e000000 0x92000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01230 sub.s 0x1e000001 0x12000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01231 sub.s 0x1e000001 0x11ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01232 sub.s 0x1e000001 0x12000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01233 sub.s 0x9e000001 0x92000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01234 sub.s 0x9e000001 0x91ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01235 sub.s 0x9e000001 0x92000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01236 sub.s 0x1e400000 0x12000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01237 sub.s 0x1e400000 0x11ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01238 sub.s 0x1e400000 0x12000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01239 sub.s 0x9e400000 0x92000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01240 sub.s 0x9e400000 0x91ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01241 sub.s 0x9e400000 0x92000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01242 sub.s 0x1e7fffff 0x12000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01243 sub.s 0x1e7fffff 0x11ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01244 sub.s 0x1e7fffff 0x12000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01245 sub.s 0x9e7fffff 0x92000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01246 sub.s 0x9e7fffff 0x91ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01247 sub.s 0x9e7fffff 0x92000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01248 sub.s 0x1e000002 0x12000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01249 sub.s 0x1e000002 0x11ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01250 sub.s 0x1e000002 0x12000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01251 sub.s 0x9e000002 0x92000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01252 sub.s 0x9e000002 0x91ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01253 sub.s 0x9e000002 0x92000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01254 sub.s 0x1e000003 0x12000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01255 sub.s 0x1e000003 0x11ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01256 sub.s 0x1e000003 0x12000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01257 sub.s 0x9e000003 0x92000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01258 sub.s 0x9e000003 0x91ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01259 sub.s 0x9e000003 0x92000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01260 sub.s 0x64000000 0x58000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01261 sub.s 0x64000000 0x57ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01262 sub.s 0x64000000 0x58000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01263 sub.s 0xe4000000 0xd8000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01264 sub.s 0xe4000000 0xd7ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01265 sub.s 0xe4000000 0xd8000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01266 sub.s 0x64000001 0x58000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01267 sub.s 0x64000001 0x57ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01268 sub.s 0x64000001 0x58000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01269 sub.s 0xe4000001 0xd8000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01270 sub.s 0xe4000001 0xd7ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01271 sub.s 0xe4000001 0xd8000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01272 sub.s 0x64400000 0x58000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01273 sub.s 0x64400000 0x57ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01274 sub.s 0x64400000 0x58000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01275 sub.s 0xe4400000 0xd8000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01276 sub.s 0xe4400000 0xd7ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01277 sub.s 0xe4400000 0xd8000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01278 sub.s 0x647fffff 0x58000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01279 sub.s 0x647fffff 0x57ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01280 sub.s 0x647fffff 0x58000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01281 sub.s 0xe47fffff 0xd8000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01282 sub.s 0xe47fffff 0xd7ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01283 sub.s 0xe47fffff 0xd8000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01284 sub.s 0x64000002 0x58000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01285 sub.s 0x64000002 0x57ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01286 sub.s 0x64000002 0x58000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01287 sub.s 0xe4000002 0xd8000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01288 sub.s 0xe4000002 0xd7ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01289 sub.s 0xe4000002 0xd8000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01290 sub.s 0x64000003 0x58000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01291 sub.s 0x64000003 0x57ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01292 sub.s 0x64000003 0x58000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01293 sub.s 0xe4000003 0xd8000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01294 sub.s 0xe4000003 0xd7ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01295 sub.s 0xe4000003 0xd8000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01296 sub.s 0x3f800000 0x33800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01297 sub.s 0x3f800000 0x337fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01298 sub.s 0x3f800000 0x33800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01299 sub.s 0xbf800000 0xb3800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01300 sub.s 0xbf800000 0xb37fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01301 sub.s 0xbf800000 0xb3800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01302 sub.s 0x3f800001 0x33800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01303 sub.s 0x3f800001 0x337fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01304 sub.s 0x3f800001 0x33800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01305 sub.s 0xbf800001 0xb3800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01306 sub.s 0xbf800001 0xb37fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01307 sub.s 0xbf800001 0xb3800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01308 sub.s 0x3fc00000 0x33800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01309 sub.s 0x3fc00000 0x337fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01310 sub.s 0x3fc00000 0x33800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01311 sub.s 0xbfc00000 0xb3800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01312 sub.s 0xbfc00000 0xb37fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01313 sub.s 0xbfc00000 0xb3800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01314 sub.s 0x3fffffff 0x33800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01315 sub.s 0x3fffffff 0x337fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01316 sub.s 0x3fffffff 0x33800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01317 sub.s 0xbfffffff 0xb3800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01318 sub.s 0xbfffffff 0xb37fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01319 sub.s 0xbfffffff 0xb3800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01320 sub.s 0x3f800002 0x33800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01321 sub.s 0x3f800002 0x337fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01322 sub.s 0x3f800002 0x33800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01323 sub.s 0xbf800002 0xb3800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01324 sub.s 0xbf800002 0xb37fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01325 sub.s 0xbf800002 0xb3800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01326 sub.s 0x3f800003 0x33800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01327 sub.s 0x3f800003 0x337fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01328 sub.s 0x3f800003 0x33800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01329 sub.s 0xbf800003 0xb3800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01330 sub.s 0xbf800003 0xb37fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01331 sub.s 0xbf800003 0xb3800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01332 sub.s 0x41000000 0x35000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01333 sub.s 0x41000000 0x34ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01334 sub.s 0x41000000 0x35000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01335 sub.s 0xc1000000 0xb5000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01336 sub.s 0xc1000000 0xb4ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01337 sub.s 0xc1000000 0xb5000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01338 sub.s 0x41000001 0x35000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01339 sub.s 0x41000001 0x34ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01340 sub.s 0x41000001 0x35000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01341 sub.s 0xc1000001 0xb5000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01342 sub.s 0xc1000001 0xb4ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01343 sub.s 0xc1000001 0xb5000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01344 sub.s 0x41400000 0x35000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01345 sub.s 0x41400000 0x34ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01346 sub.s 0x41400000 0x35000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01347 sub.s 0xc1400000 0xb5000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01348 sub.s 0xc1400000 0xb4ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01349 sub.s 0xc1400000 0xb5000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01350 sub.s 0x417fffff 0x35000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01351 sub.s 0x417fffff 0x34ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01352 sub.s 0x417fffff 0x35000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01353 sub.s 0xc17fffff 0xb5000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01354 sub.s 0xc17fffff 0xb4ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01355 sub.s 0xc17fffff 0xb5000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01356 sub.s 0x41000002 0x35000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01357 sub.s 0x41000002 0x34ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01358 sub.s 0x41000002 0x35000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01359 sub.s 0xc1000002 0xb5000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01360 sub.s 0xc1000002 0xb4ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01361 sub.s 0xc1000002 0xb5000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01362 sub.s 0x41000003 0x35000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01363 sub.s 0x41000003 0x34ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01364 sub.s 0x41000003 0x35000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01365 sub.s 0xc1000003 0xb5000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01366 sub.s 0xc1000003 0xb4ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01367 sub.s 0xc1000003 0xb5000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01368 sub.s 0x32000000 0x26000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01369 sub.s 0x32000000 0x25ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01370 sub.s 0x32000000 0x26000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01371 sub.s 0xb2000000 0xa6000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01372 sub.s 0xb2000000 0xa5ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01373 sub.s 0xb2000000 0xa6000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01374 sub.s 0x32000001 0x26000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01375 sub.s 0x32000001 0x25ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01376 sub.s 0x32000001 0x26000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01377 sub.s 0xb2000001 0xa6000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01378 sub.s 0xb2000001 0xa5ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01379 sub.s 0xb2000001 0xa6000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01380 sub.s 0x32400000 0x26000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01381 sub.s 0x32400000 0x25ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01382 sub.s 0x32400000 0x26000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01383 sub.s 0xb2400000 0xa6000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01384 sub.s 0xb2400000 0xa5ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01385 sub.s 0xb2400000 0xa6000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01386 sub.s 0x327fffff 0x26000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01387 sub.s 0x327fffff 0x25ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01388 sub.s 0x327fffff 0x26000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01389 sub.s 0xb27fffff 0xa6000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01390 sub.s 0xb27fffff 0xa5ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01391 sub.s 0xb27fffff 0xa6000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01392 sub.s 0x32000002 0x26000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01393 sub.s 0x32000002 0x25ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01394 sub.s 0x32000002 0x26000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01395 sub.s 0xb2000002 0xa6000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01396 sub.s 0xb2000002 0xa5ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01397 sub.s 0xb2000002 0xa6000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01398 sub.s 0x32000003 0x26000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01399 sub.s 0x32000003 0x25ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01400 sub.s 0x32000003 0x26000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01401 sub.s 0xb2000003 0xa6000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01402 sub.s 0xb2000003 0xa5ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01403 sub.s 0xb2000003 0xa6000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01404 sub.s 0x4b000000 0x3f000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01405 sub.s 0x4b000000 0x3effffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01406 sub.s 0x4b000000 0x3f000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01407 sub.s 0xcb000000 0xbf000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01408 sub.s 0xcb000000 0xbeffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01409 sub.s 0xcb000000 0xbf000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01410 sub.s 0x4b000001 0x3f000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01411 sub.s 0x4b000001 0x3effffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01412 sub.s 0x4b000001 0x3f000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01413 sub.s 0xcb000001 0xbf000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01414 sub.s 0xcb000001 0xbeffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01415 sub.s 0xcb000001 0xbf000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01416 sub.s 0x4b400000 0x3f000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01417 sub.s 0x4b400000 0x3effffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01418 sub.s 0x4b400000 0x3f000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01419 sub.s 0xcb400000 0xbf000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01420 sub.s 0xcb400000 0xbeffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01421 sub.s 0xcb400000 0xbf000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01422 sub.s 0x4b7fffff 0x3f000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01423 sub.s 0x4b7fffff 0x3effffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01424 sub.s 0x4b7fffff 0x3f000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01425 sub.s 0xcb7fffff 0xbf000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01426 sub.s 0xcb7fffff 0xbeffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01427 sub.s 0xcb7fffff 0xbf000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01428 sub.s 0x4b000002 0x3f000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01429 sub.s 0x4b000002 0x3effffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01430 sub.s 0x4b000002 0x3f000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01431 sub.s 0xcb000002 0xbf000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01432 sub.s 0xcb000002 0xbeffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01433 sub.s 0xcb000002 0xbf000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01434 sub.s 0x4b000003 0x3f000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01435 sub.s 0x4b000003 0x3effffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01436 sub.s 0x4b000003 0x3f000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01437 sub.s 0xcb000003 0xbf000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01438 sub.s 0xcb000003 0xbeffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01439 sub.s 0xcb000003 0xbf000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01440 sub.s 0x1e000000 0x12000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01441 sub.s 0x1e000000 0x11ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01442 sub.s 0x1e000000 0x12000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01443 sub.s 0x9e000000 0x92000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01444 sub.s 0x9e000000 0x91ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01445 sub.s 0x9e000000 0x92000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01446 sub.s 0x1e000001 0x12000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01447 sub.s 0x1e000001 0x11ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01448 sub.s 0x1e000001 0x12000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01449 sub.s 0x9e000001 0x92000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01450 sub.s 0x9e000001 0x91ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01451 sub.s 0x9e000001 0x92000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01452 sub.s 0x1e400000 0x12000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01453 sub.s 0x1e400000 0x11ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01454 sub.s 0x1e400000 0x12000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01455 sub.s 0x9e400000 0x92000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01456 sub.s 0x9e400000 0x91ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01457 sub.s 0x9e400000 0x92000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01458 sub.s 0x1e7fffff 0x12000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01459 sub.s 0x1e7fffff 0x11ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01460 sub.s 0x1e7fffff 0x12000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01461 sub.s 0x9e7fffff 0x92000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01462 sub.s 0x9e7fffff 0x91ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01463 sub.s 0x9e7fffff 0x92000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01464 sub.s 0x1e000002 0x12000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01465 sub.s 0x1e000002 0x11ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01466 sub.s 0x1e000002 0x12000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01467 sub.s 0x9e000002 0x92000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01468 sub.s 0x9e000002 0x91ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01469 sub.s 0x9e000002 0x92000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01470 sub.s 0x1e000003 0x12000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01471 sub.s 0x1e000003 0x11ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01472 sub.s 0x1e000003 0x12000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01473 sub.s 0x9e000003 0x92000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01474 sub.s 0x9e000003 0x91ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01475 sub.s 0x9e000003 0x92000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01476 sub.s 0x64000000 0x58000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01477 sub.s 0x64000000 0x57ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01478 sub.s 0x64000000 0x58000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01479 sub.s 0xe4000000 0xd8000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01480 sub.s 0xe4000000 0xd7ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01481 sub.s 0xe4000000 0xd8000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01482 sub.s 0x64000001 0x58000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01483 sub.s 0x64000001 0x57ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01484 sub.s 0x64000001 0x58000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01485 sub.s 0xe4000001 0xd8000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01486 sub.s 0xe4000001 0xd7ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01487 sub.s 0xe4000001 0xd8000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01488 sub.s 0x64400000 0x58000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01489 sub.s 0x64400000 0x57ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01490 sub.s 0x64400000 0x58000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01491 sub.s 0xe4400000 0xd8000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01492 sub.s 0xe4400000 0xd7ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01493 sub.s 0xe4400000 0xd8000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01494 sub.s 0x647fffff 0x58000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01495 sub.s 0x647fffff 0x57ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01496 sub.s 0x647fffff 0x58000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01497 sub.s 0xe47fffff 0xd8000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01498 sub.s 0xe47fffff 0xd7ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01499 sub.s 0xe47fffff 0xd8000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01500 sub.s 0x64000002 0x58000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01501 sub.s 0x64000002 0x57ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01502 sub.s 0x64000002 0x58000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01503 sub.s 0xe4000002 0xd8000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01504 sub.s 0xe4000002 0xd7ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01505 sub.s 0xe4000002 0xd8000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01506 sub.s 0x64000003 0x58000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01507 sub.s 0x64000003 0x57ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01508 sub.s 0x64000003 0x58000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01509 sub.s 0xe4000003 0xd8000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01510 sub.s 0xe4000003 0xd7ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01511 sub.s 0xe4000003 0xd8000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01512 sub.s 0x3f800000 0x33800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01513 sub.s 0x3f800000 0x337fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01514 sub.s 0x3f800000 0x33800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01515 sub.s 0xbf800000 0xb3800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01516 sub.s 0xbf800000 0xb37fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01517 sub.s 0xbf800000 0xb3800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01518 sub.s 0x3f800001 0x33800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01519 sub.s 0x3f800001 0x337fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01520 sub.s 0x3f800001 0x33800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01521 sub.s 0xbf800001 0xb3800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01522 sub.s 0xbf800001 0xb37fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01523 sub.s 0xbf800001 0xb3800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01524 sub.s 0x3fc00000 0x33800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01525 sub.s 0x3fc00000 0x337fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01526 sub.s 0x3fc00000 0x33800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01527 sub.s 0xbfc00000 0xb3800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01528 sub.s 0xbfc00000 0xb37fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01529 sub.s 0xbfc00000 0xb3800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01530 sub.s 0x3fffffff 0x33800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01531 sub.s 0x3fffffff 0x337fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01532 sub.s 0x3fffffff 0x33800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01533 sub.s 0xbfffffff 0xb3800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01534 sub.s 0xbfffffff 0xb37fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01535 sub.s 0xbfffffff 0xb3800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01536 sub.s 0x3f800002 0x33800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01537 sub.s 0x3f800002 0x337fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01538 sub.s 0x3f800002 0x33800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01539 sub.s 0xbf800002 0xb3800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01540 sub.s 0xbf800002 0xb37fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01541 sub.s 0xbf800002 0xb3800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01542 sub.s 0x3f800003 0x33800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01543 sub.s 0x3f800003 0x337fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01544 sub.s 0x3f800003 0x33800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01545 sub.s 0xbf800003 0xb3800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01546 sub.s 0xbf800003 0xb37fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01547 sub.s 0xbf800003 0xb3800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01548 sub.s 0x41000000 0x35000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01549 sub.s 0x41000000 0x34ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01550 sub.s 0x41000000 0x35000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01551 sub.s 0xc1000000 0xb5000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01552 sub.s 0xc1000000 0xb4ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01553 sub.s 0xc1000000 0xb5000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01554 sub.s 0x41000001 0x35000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01555 sub.s 0x41000001 0x34ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01556 sub.s 0x41000001 0x35000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01557 sub.s 0xc1000001 0xb5000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01558 sub.s 0xc1000001 0xb4ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01559 sub.s 0xc1000001 0xb5000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01560 sub.s 0x41400000 0x35000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01561 sub.s 0x41400000 0x34ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01562 sub.s 0x41400000 0x35000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01563 sub.s 0xc1400000 0xb5000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01564 sub.s 0xc1400000 0xb4ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01565 sub.s 0xc1400000 0xb5000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01566 sub.s 0x417fffff 0x35000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01567 sub.s 0x417fffff 0x34ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01568 sub.s 0x417fffff 0x35000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01569 sub.s 0xc17fffff 0xb5000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01570 sub.s 0xc17fffff 0xb4ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01571 sub.s 0xc17fffff 0xb5000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01572 sub.s 0x41000002 0x35000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01573 sub.s 0x41000002 0x34ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01574 sub.s 0x41000002 0x35000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01575 sub.s 0xc1000002 0xb5000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01576 sub.s 0xc1000002 0xb4ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01577 sub.s 0xc1000002 0xb5000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01578 sub.s 0x41000003 0x35000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01579 sub.s 0x41000003 0x34ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01580 sub.s 0x41000003 0x35000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01581 sub.s 0xc1000003 0xb5000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01582 sub.s 0xc1000003 0xb4ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01583 sub.s 0xc1000003 0xb5000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01584 sub.s 0x32000000 0x26000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01585 sub.s 0x32000000 0x25ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01586 sub.s 0x32000000 0x26000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01587 sub.s 0xb2000000 0xa6000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01588 sub.s 0xb2000000 0xa5ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01589 sub.s 0xb2000000 0xa6000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01590 sub.s 0x32000001 0x26000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01591 sub.s 0x32000001 0x25ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01592 sub.s 0x32000001 0x26000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01593 sub.s 0xb2000001 0xa6000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01594 sub.s 0xb2000001 0xa5ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01595 sub.s 0xb2000001 0xa6000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01596 sub.s 0x32400000 0x26000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01597 sub.s 0x32400000 0x25ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01598 sub.s 0x32400000 0x26000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01599 sub.s 0xb2400000 0xa6000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01600 sub.s 0xb2400000 0xa5ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01601 sub.s 0xb2400000 0xa6000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01602 sub.s 0x327fffff 0x26000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01603 sub.s 0x327fffff 0x25ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01604 sub.s 0x327fffff 0x26000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01605 sub.s 0xb27fffff 0xa6000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01606 sub.s 0xb27fffff 0xa5ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01607 sub.s 0xb27fffff 0xa6000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01608 sub.s 0x32000002 0x26000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01609 sub.s 0x32000002 0x25ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01610 sub.s 0x32000002 0x26000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01611 sub.s 0xb2000002 0xa6000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01612 sub.s 0xb2000002 0xa5ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01613 sub.s 0xb2000002 0xa6000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01614 sub.s 0x32000003 0x26000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01615 sub.s 0x32000003 0x25ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01616 sub.s 0x32000003 0x26000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01617 sub.s 0xb2000003 0xa6000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01618 sub.s 0xb2000003 0xa5ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01619 sub.s 0xb2000003 0xa6000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01620 sub.s 0x4b000000 0x3f000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01621 sub.s 0x4b000000 0x3effffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01622 sub.s 0x4b000000 0x3f000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01623 sub.s 0xcb000000 0xbf000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01624 sub.s 0xcb000000 0xbeffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01625 sub.s 0xcb000000 0xbf000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01626 sub.s 0x4b000001 0x3f000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01627 sub.s 0x4b000001 0x3effffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01628 sub.s 0x4b000001 0x3f000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01629 sub.s 0xcb000001 0xbf000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01630 sub.s 0xcb000001 0xbeffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01631 sub.s 0xcb000001 0xbf000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01632 sub.s 0x4b400000 0x3f000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01633 sub.s 0x4b400000 0x3effffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01634 sub.s 0x4b400000 0x3f000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01635 sub.s 0xcb400000 0xbf000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01636 sub.s 0xcb400000 0xbeffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01637 sub.s 0xcb400000 0xbf000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01638 sub.s 0x4b7fffff 0x3f000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01639 sub.s 0x4b7fffff 0x3effffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01640 sub.s 0x4b7fffff 0x3f000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01641 sub.s 0xcb7fffff 0xbf000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01642 sub.s 0xcb7fffff 0xbeffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01643 sub.s 0xcb7fffff 0xbf000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01644 sub.s 0x4b000002 0x3f000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01645 sub.s 0x4b000002 0x3effffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01646 sub.s 0x4b000002 0x3f000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01647 sub.s 0xcb000002 0xbf000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01648 sub.s 0xcb000002 0xbeffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01649 sub.s 0xcb000002 0xbf000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01650 sub.s 0x4b000003 0x3f000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01651 sub.s 0x4b000003 0x3effffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01652 sub.s 0x4b000003 0x3f000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01653 sub.s 0xcb000003 0xbf000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01654 sub.s 0xcb000003 0xbeffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01655 sub.s 0xcb000003 0xbf000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01656 sub.s 0x1e000000 0x12000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01657 sub.s 0x1e000000 0x11ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01658 sub.s 0x1e000000 0x12000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01659 sub.s 0x9e000000 0x92000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01660 sub.s 0x9e000000 0x91ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01661 sub.s 0x9e000000 0x92000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01662 sub.s 0x1e000001 0x12000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01663 sub.s 0x1e000001 0x11ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01664 sub.s 0x1e000001 0x12000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01665 sub.s 0x9e000001 0x92000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01666 sub.s 0x9e000001 0x91ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01667 sub.s 0x9e000001 0x92000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01668 sub.s 0x1e400000 0x12000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01669 sub.s 0x1e400000 0x11ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01670 sub.s 0x1e400000 0x12000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01671 sub.s 0x9e400000 0x92000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01672 sub.s 0x9e400000 0x91ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01673 sub.s 0x9e400000 0x92000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01674 sub.s 0x1e7fffff 0x12000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01675 sub.s 0x1e7fffff 0x11ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01676 sub.s 0x1e7fffff 0x12000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01677 sub.s 0x9e7fffff 0x92000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01678 sub.s 0x9e7fffff 0x91ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01679 sub.s 0x9e7fffff 0x92000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01680 sub.s 0x1e000002 0x12000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01681 sub.s 0x1e000002 0x11ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01682 sub.s 0x1e000002 0x12000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01683 sub.s 0x9e000002 0x92000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01684 sub.s 0x9e000002 0x91ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01685 sub.s 0x9e000002 0x92000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01686 sub.s 0x1e000003 0x12000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01687 sub.s 0x1e000003 0x11ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01688 sub.s 0x1e000003 0x12000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01689 sub.s 0x9e000003 0x92000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01690 sub.s 0x9e000003 0x91ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01691 sub.s 0x9e000003 0x92000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01692 sub.s 0x64000000 0x58000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01693 sub.s 0x64000000 0x57ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01694 sub.s 0x64000000 0x58000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01695 sub.s 0xe4000000 0xd8000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01696 sub.s 0xe4000000 0xd7ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01697 sub.s 0xe4000000 0xd8000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01698 sub.s 0x64000001 0x58000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01699 sub.s 0x64000001 0x57ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01700 sub.s 0x64000001 0x58000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01701 sub.s 0xe4000001 0xd8000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01702 sub.s 0xe4000001 0xd7ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01703 sub.s 0xe4000001 0xd8000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01704 sub.s 0x64400000 0x58000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01705 sub.s 0x64400000 0x57ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01706 sub.s 0x64400000 0x58000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01707 sub.s 0xe4400000 0xd8000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01708 sub.s 0xe4400000 0xd7ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01709 sub.s 0xe4400000 0xd8000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01710 sub.s 0x647fffff 0x58000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01711 sub.s 0x647fffff 0x57ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01712 sub.s 0x647fffff 0x58000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01713 sub.s 0xe47fffff 0xd8000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01714 sub.s 0xe47fffff 0xd7ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01715 sub.s 0xe47fffff 0xd8000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01716 sub.s 0x64000002 0x58000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01717 sub.s 0x64000002 0x57ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01718 sub.s 0x64000002 0x58000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01719 sub.s 0xe4000002 0xd8000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01720 sub.s 0xe4000002 0xd7ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01721 sub.s 0xe4000002 0xd8000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01722 sub.s 0x64000003 0x58000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01723 sub.s 0x64000003 0x57ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01724 sub.s 0x64000003 0x58000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01725 sub.s 0xe4000003 0xd8000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01726 sub.s 0xe4000003 0xd7ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01727 sub.s 0xe4000003 0xd8000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01728 mul.s 0x3f800000 0x33800000 0x00000000 0 0 -> 0x33800000 UNKNOWN:fsr_flag_bits -01729 mul.s 0x3f800000 0x337fffff 0x00000000 0 0 -> 0x337fffff UNKNOWN:fsr_flag_bits -01730 mul.s 0x3f800000 0x33800001 0x00000000 0 0 -> 0x33800001 UNKNOWN:fsr_flag_bits -01731 mul.s 0xbf800000 0xb3800000 0x00000000 0 0 -> 0x33800000 UNKNOWN:fsr_flag_bits -01732 mul.s 0xbf800000 0xb37fffff 0x00000000 0 0 -> 0x337fffff UNKNOWN:fsr_flag_bits -01733 mul.s 0xbf800000 0xb3800001 0x00000000 0 0 -> 0x33800001 UNKNOWN:fsr_flag_bits -01734 mul.s 0x3f800001 0x33800000 0x00000000 0 0 -> 0x33800001 UNKNOWN:fsr_flag_bits -01735 mul.s 0x3f800001 0x337fffff 0x00000000 0 0 -> 0x33800000 UNKNOWN:fsr_flag_bits -01736 mul.s 0x3f800001 0x33800001 0x00000000 0 0 -> 0x33800002 UNKNOWN:fsr_flag_bits -01737 mul.s 0xbf800001 0xb3800000 0x00000000 0 0 -> 0x33800001 UNKNOWN:fsr_flag_bits -01738 mul.s 0xbf800001 0xb37fffff 0x00000000 0 0 -> 0x33800000 UNKNOWN:fsr_flag_bits -01739 mul.s 0xbf800001 0xb3800001 0x00000000 0 0 -> 0x33800002 UNKNOWN:fsr_flag_bits -01740 mul.s 0x3fc00000 0x33800000 0x00000000 0 0 -> 0x33c00000 UNKNOWN:fsr_flag_bits -01741 mul.s 0x3fc00000 0x337fffff 0x00000000 0 0 -> 0x33bfffff UNKNOWN:fsr_flag_bits -01742 mul.s 0x3fc00000 0x33800001 0x00000000 0 0 -> 0x33c00002 UNKNOWN:fsr_flag_bits -01743 mul.s 0xbfc00000 0xb3800000 0x00000000 0 0 -> 0x33c00000 UNKNOWN:fsr_flag_bits -01744 mul.s 0xbfc00000 0xb37fffff 0x00000000 0 0 -> 0x33bfffff UNKNOWN:fsr_flag_bits -01745 mul.s 0xbfc00000 0xb3800001 0x00000000 0 0 -> 0x33c00002 UNKNOWN:fsr_flag_bits -01746 mul.s 0x3fffffff 0x33800000 0x00000000 0 0 -> 0x33ffffff UNKNOWN:fsr_flag_bits -01747 mul.s 0x3fffffff 0x337fffff 0x00000000 0 0 -> 0x33fffffe UNKNOWN:fsr_flag_bits -01748 mul.s 0x3fffffff 0x33800001 0x00000000 0 0 -> 0x34000000 UNKNOWN:fsr_flag_bits -01749 mul.s 0xbfffffff 0xb3800000 0x00000000 0 0 -> 0x33ffffff UNKNOWN:fsr_flag_bits -01750 mul.s 0xbfffffff 0xb37fffff 0x00000000 0 0 -> 0x33fffffe UNKNOWN:fsr_flag_bits -01751 mul.s 0xbfffffff 0xb3800001 0x00000000 0 0 -> 0x34000000 UNKNOWN:fsr_flag_bits -01752 mul.s 0x3f800002 0x33800000 0x00000000 0 0 -> 0x33800002 UNKNOWN:fsr_flag_bits -01753 mul.s 0x3f800002 0x337fffff 0x00000000 0 0 -> 0x33800001 UNKNOWN:fsr_flag_bits -01754 mul.s 0x3f800002 0x33800001 0x00000000 0 0 -> 0x33800003 UNKNOWN:fsr_flag_bits -01755 mul.s 0xbf800002 0xb3800000 0x00000000 0 0 -> 0x33800002 UNKNOWN:fsr_flag_bits -01756 mul.s 0xbf800002 0xb37fffff 0x00000000 0 0 -> 0x33800001 UNKNOWN:fsr_flag_bits -01757 mul.s 0xbf800002 0xb3800001 0x00000000 0 0 -> 0x33800003 UNKNOWN:fsr_flag_bits -01758 mul.s 0x3f800003 0x33800000 0x00000000 0 0 -> 0x33800003 UNKNOWN:fsr_flag_bits -01759 mul.s 0x3f800003 0x337fffff 0x00000000 0 0 -> 0x33800002 UNKNOWN:fsr_flag_bits -01760 mul.s 0x3f800003 0x33800001 0x00000000 0 0 -> 0x33800004 UNKNOWN:fsr_flag_bits -01761 mul.s 0xbf800003 0xb3800000 0x00000000 0 0 -> 0x33800003 UNKNOWN:fsr_flag_bits -01762 mul.s 0xbf800003 0xb37fffff 0x00000000 0 0 -> 0x33800002 UNKNOWN:fsr_flag_bits -01763 mul.s 0xbf800003 0xb3800001 0x00000000 0 0 -> 0x33800004 UNKNOWN:fsr_flag_bits -01764 mul.s 0x41000000 0x35000000 0x00000000 0 0 -> 0x36800000 UNKNOWN:fsr_flag_bits -01765 mul.s 0x41000000 0x34ffffff 0x00000000 0 0 -> 0x367fffff UNKNOWN:fsr_flag_bits -01766 mul.s 0x41000000 0x35000001 0x00000000 0 0 -> 0x36800001 UNKNOWN:fsr_flag_bits -01767 mul.s 0xc1000000 0xb5000000 0x00000000 0 0 -> 0x36800000 UNKNOWN:fsr_flag_bits -01768 mul.s 0xc1000000 0xb4ffffff 0x00000000 0 0 -> 0x367fffff UNKNOWN:fsr_flag_bits -01769 mul.s 0xc1000000 0xb5000001 0x00000000 0 0 -> 0x36800001 UNKNOWN:fsr_flag_bits -01770 mul.s 0x41000001 0x35000000 0x00000000 0 0 -> 0x36800001 UNKNOWN:fsr_flag_bits -01771 mul.s 0x41000001 0x34ffffff 0x00000000 0 0 -> 0x36800000 UNKNOWN:fsr_flag_bits -01772 mul.s 0x41000001 0x35000001 0x00000000 0 0 -> 0x36800002 UNKNOWN:fsr_flag_bits -01773 mul.s 0xc1000001 0xb5000000 0x00000000 0 0 -> 0x36800001 UNKNOWN:fsr_flag_bits -01774 mul.s 0xc1000001 0xb4ffffff 0x00000000 0 0 -> 0x36800000 UNKNOWN:fsr_flag_bits -01775 mul.s 0xc1000001 0xb5000001 0x00000000 0 0 -> 0x36800002 UNKNOWN:fsr_flag_bits -01776 mul.s 0x41400000 0x35000000 0x00000000 0 0 -> 0x36c00000 UNKNOWN:fsr_flag_bits -01777 mul.s 0x41400000 0x34ffffff 0x00000000 0 0 -> 0x36bfffff UNKNOWN:fsr_flag_bits -01778 mul.s 0x41400000 0x35000001 0x00000000 0 0 -> 0x36c00002 UNKNOWN:fsr_flag_bits -01779 mul.s 0xc1400000 0xb5000000 0x00000000 0 0 -> 0x36c00000 UNKNOWN:fsr_flag_bits -01780 mul.s 0xc1400000 0xb4ffffff 0x00000000 0 0 -> 0x36bfffff UNKNOWN:fsr_flag_bits -01781 mul.s 0xc1400000 0xb5000001 0x00000000 0 0 -> 0x36c00002 UNKNOWN:fsr_flag_bits -01782 mul.s 0x417fffff 0x35000000 0x00000000 0 0 -> 0x36ffffff UNKNOWN:fsr_flag_bits -01783 mul.s 0x417fffff 0x34ffffff 0x00000000 0 0 -> 0x36fffffe UNKNOWN:fsr_flag_bits -01784 mul.s 0x417fffff 0x35000001 0x00000000 0 0 -> 0x37000000 UNKNOWN:fsr_flag_bits -01785 mul.s 0xc17fffff 0xb5000000 0x00000000 0 0 -> 0x36ffffff UNKNOWN:fsr_flag_bits -01786 mul.s 0xc17fffff 0xb4ffffff 0x00000000 0 0 -> 0x36fffffe UNKNOWN:fsr_flag_bits -01787 mul.s 0xc17fffff 0xb5000001 0x00000000 0 0 -> 0x37000000 UNKNOWN:fsr_flag_bits -01788 mul.s 0x41000002 0x35000000 0x00000000 0 0 -> 0x36800002 UNKNOWN:fsr_flag_bits -01789 mul.s 0x41000002 0x34ffffff 0x00000000 0 0 -> 0x36800001 UNKNOWN:fsr_flag_bits -01790 mul.s 0x41000002 0x35000001 0x00000000 0 0 -> 0x36800003 UNKNOWN:fsr_flag_bits -01791 mul.s 0xc1000002 0xb5000000 0x00000000 0 0 -> 0x36800002 UNKNOWN:fsr_flag_bits -01792 mul.s 0xc1000002 0xb4ffffff 0x00000000 0 0 -> 0x36800001 UNKNOWN:fsr_flag_bits -01793 mul.s 0xc1000002 0xb5000001 0x00000000 0 0 -> 0x36800003 UNKNOWN:fsr_flag_bits -01794 mul.s 0x41000003 0x35000000 0x00000000 0 0 -> 0x36800003 UNKNOWN:fsr_flag_bits -01795 mul.s 0x41000003 0x34ffffff 0x00000000 0 0 -> 0x36800002 UNKNOWN:fsr_flag_bits -01796 mul.s 0x41000003 0x35000001 0x00000000 0 0 -> 0x36800004 UNKNOWN:fsr_flag_bits -01797 mul.s 0xc1000003 0xb5000000 0x00000000 0 0 -> 0x36800003 UNKNOWN:fsr_flag_bits -01798 mul.s 0xc1000003 0xb4ffffff 0x00000000 0 0 -> 0x36800002 UNKNOWN:fsr_flag_bits -01799 mul.s 0xc1000003 0xb5000001 0x00000000 0 0 -> 0x36800004 UNKNOWN:fsr_flag_bits -01800 mul.s 0x32000000 0x26000000 0x00000000 0 0 -> 0x18800000 UNKNOWN:fsr_flag_bits -01801 mul.s 0x32000000 0x25ffffff 0x00000000 0 0 -> 0x187fffff UNKNOWN:fsr_flag_bits -01802 mul.s 0x32000000 0x26000001 0x00000000 0 0 -> 0x18800001 UNKNOWN:fsr_flag_bits -01803 mul.s 0xb2000000 0xa6000000 0x00000000 0 0 -> 0x18800000 UNKNOWN:fsr_flag_bits -01804 mul.s 0xb2000000 0xa5ffffff 0x00000000 0 0 -> 0x187fffff UNKNOWN:fsr_flag_bits -01805 mul.s 0xb2000000 0xa6000001 0x00000000 0 0 -> 0x18800001 UNKNOWN:fsr_flag_bits -01806 mul.s 0x32000001 0x26000000 0x00000000 0 0 -> 0x18800001 UNKNOWN:fsr_flag_bits -01807 mul.s 0x32000001 0x25ffffff 0x00000000 0 0 -> 0x18800000 UNKNOWN:fsr_flag_bits -01808 mul.s 0x32000001 0x26000001 0x00000000 0 0 -> 0x18800002 UNKNOWN:fsr_flag_bits -01809 mul.s 0xb2000001 0xa6000000 0x00000000 0 0 -> 0x18800001 UNKNOWN:fsr_flag_bits -01810 mul.s 0xb2000001 0xa5ffffff 0x00000000 0 0 -> 0x18800000 UNKNOWN:fsr_flag_bits -01811 mul.s 0xb2000001 0xa6000001 0x00000000 0 0 -> 0x18800002 UNKNOWN:fsr_flag_bits -01812 mul.s 0x32400000 0x26000000 0x00000000 0 0 -> 0x18c00000 UNKNOWN:fsr_flag_bits -01813 mul.s 0x32400000 0x25ffffff 0x00000000 0 0 -> 0x18bfffff UNKNOWN:fsr_flag_bits -01814 mul.s 0x32400000 0x26000001 0x00000000 0 0 -> 0x18c00002 UNKNOWN:fsr_flag_bits -01815 mul.s 0xb2400000 0xa6000000 0x00000000 0 0 -> 0x18c00000 UNKNOWN:fsr_flag_bits -01816 mul.s 0xb2400000 0xa5ffffff 0x00000000 0 0 -> 0x18bfffff UNKNOWN:fsr_flag_bits -01817 mul.s 0xb2400000 0xa6000001 0x00000000 0 0 -> 0x18c00002 UNKNOWN:fsr_flag_bits -01818 mul.s 0x327fffff 0x26000000 0x00000000 0 0 -> 0x18ffffff UNKNOWN:fsr_flag_bits -01819 mul.s 0x327fffff 0x25ffffff 0x00000000 0 0 -> 0x18fffffe UNKNOWN:fsr_flag_bits -01820 mul.s 0x327fffff 0x26000001 0x00000000 0 0 -> 0x19000000 UNKNOWN:fsr_flag_bits -01821 mul.s 0xb27fffff 0xa6000000 0x00000000 0 0 -> 0x18ffffff UNKNOWN:fsr_flag_bits -01822 mul.s 0xb27fffff 0xa5ffffff 0x00000000 0 0 -> 0x18fffffe UNKNOWN:fsr_flag_bits -01823 mul.s 0xb27fffff 0xa6000001 0x00000000 0 0 -> 0x19000000 UNKNOWN:fsr_flag_bits -01824 mul.s 0x32000002 0x26000000 0x00000000 0 0 -> 0x18800002 UNKNOWN:fsr_flag_bits -01825 mul.s 0x32000002 0x25ffffff 0x00000000 0 0 -> 0x18800001 UNKNOWN:fsr_flag_bits -01826 mul.s 0x32000002 0x26000001 0x00000000 0 0 -> 0x18800003 UNKNOWN:fsr_flag_bits -01827 mul.s 0xb2000002 0xa6000000 0x00000000 0 0 -> 0x18800002 UNKNOWN:fsr_flag_bits -01828 mul.s 0xb2000002 0xa5ffffff 0x00000000 0 0 -> 0x18800001 UNKNOWN:fsr_flag_bits -01829 mul.s 0xb2000002 0xa6000001 0x00000000 0 0 -> 0x18800003 UNKNOWN:fsr_flag_bits -01830 mul.s 0x32000003 0x26000000 0x00000000 0 0 -> 0x18800003 UNKNOWN:fsr_flag_bits -01831 mul.s 0x32000003 0x25ffffff 0x00000000 0 0 -> 0x18800002 UNKNOWN:fsr_flag_bits -01832 mul.s 0x32000003 0x26000001 0x00000000 0 0 -> 0x18800004 UNKNOWN:fsr_flag_bits -01833 mul.s 0xb2000003 0xa6000000 0x00000000 0 0 -> 0x18800003 UNKNOWN:fsr_flag_bits -01834 mul.s 0xb2000003 0xa5ffffff 0x00000000 0 0 -> 0x18800002 UNKNOWN:fsr_flag_bits -01835 mul.s 0xb2000003 0xa6000001 0x00000000 0 0 -> 0x18800004 UNKNOWN:fsr_flag_bits -01836 mul.s 0x4b000000 0x3f000000 0x00000000 0 0 -> 0x4a800000 UNKNOWN:fsr_flag_bits -01837 mul.s 0x4b000000 0x3effffff 0x00000000 0 0 -> 0x4a7fffff UNKNOWN:fsr_flag_bits -01838 mul.s 0x4b000000 0x3f000001 0x00000000 0 0 -> 0x4a800001 UNKNOWN:fsr_flag_bits -01839 mul.s 0xcb000000 0xbf000000 0x00000000 0 0 -> 0x4a800000 UNKNOWN:fsr_flag_bits -01840 mul.s 0xcb000000 0xbeffffff 0x00000000 0 0 -> 0x4a7fffff UNKNOWN:fsr_flag_bits -01841 mul.s 0xcb000000 0xbf000001 0x00000000 0 0 -> 0x4a800001 UNKNOWN:fsr_flag_bits -01842 mul.s 0x4b000001 0x3f000000 0x00000000 0 0 -> 0x4a800001 UNKNOWN:fsr_flag_bits -01843 mul.s 0x4b000001 0x3effffff 0x00000000 0 0 -> 0x4a800000 UNKNOWN:fsr_flag_bits -01844 mul.s 0x4b000001 0x3f000001 0x00000000 0 0 -> 0x4a800002 UNKNOWN:fsr_flag_bits -01845 mul.s 0xcb000001 0xbf000000 0x00000000 0 0 -> 0x4a800001 UNKNOWN:fsr_flag_bits -01846 mul.s 0xcb000001 0xbeffffff 0x00000000 0 0 -> 0x4a800000 UNKNOWN:fsr_flag_bits -01847 mul.s 0xcb000001 0xbf000001 0x00000000 0 0 -> 0x4a800002 UNKNOWN:fsr_flag_bits -01848 mul.s 0x4b400000 0x3f000000 0x00000000 0 0 -> 0x4ac00000 UNKNOWN:fsr_flag_bits -01849 mul.s 0x4b400000 0x3effffff 0x00000000 0 0 -> 0x4abfffff UNKNOWN:fsr_flag_bits -01850 mul.s 0x4b400000 0x3f000001 0x00000000 0 0 -> 0x4ac00002 UNKNOWN:fsr_flag_bits -01851 mul.s 0xcb400000 0xbf000000 0x00000000 0 0 -> 0x4ac00000 UNKNOWN:fsr_flag_bits -01852 mul.s 0xcb400000 0xbeffffff 0x00000000 0 0 -> 0x4abfffff UNKNOWN:fsr_flag_bits -01853 mul.s 0xcb400000 0xbf000001 0x00000000 0 0 -> 0x4ac00002 UNKNOWN:fsr_flag_bits -01854 mul.s 0x4b7fffff 0x3f000000 0x00000000 0 0 -> 0x4affffff UNKNOWN:fsr_flag_bits -01855 mul.s 0x4b7fffff 0x3effffff 0x00000000 0 0 -> 0x4afffffe UNKNOWN:fsr_flag_bits -01856 mul.s 0x4b7fffff 0x3f000001 0x00000000 0 0 -> 0x4b000000 UNKNOWN:fsr_flag_bits -01857 mul.s 0xcb7fffff 0xbf000000 0x00000000 0 0 -> 0x4affffff UNKNOWN:fsr_flag_bits -01858 mul.s 0xcb7fffff 0xbeffffff 0x00000000 0 0 -> 0x4afffffe UNKNOWN:fsr_flag_bits -01859 mul.s 0xcb7fffff 0xbf000001 0x00000000 0 0 -> 0x4b000000 UNKNOWN:fsr_flag_bits -01860 mul.s 0x4b000002 0x3f000000 0x00000000 0 0 -> 0x4a800002 UNKNOWN:fsr_flag_bits -01861 mul.s 0x4b000002 0x3effffff 0x00000000 0 0 -> 0x4a800001 UNKNOWN:fsr_flag_bits -01862 mul.s 0x4b000002 0x3f000001 0x00000000 0 0 -> 0x4a800003 UNKNOWN:fsr_flag_bits -01863 mul.s 0xcb000002 0xbf000000 0x00000000 0 0 -> 0x4a800002 UNKNOWN:fsr_flag_bits -01864 mul.s 0xcb000002 0xbeffffff 0x00000000 0 0 -> 0x4a800001 UNKNOWN:fsr_flag_bits -01865 mul.s 0xcb000002 0xbf000001 0x00000000 0 0 -> 0x4a800003 UNKNOWN:fsr_flag_bits -01866 mul.s 0x4b000003 0x3f000000 0x00000000 0 0 -> 0x4a800003 UNKNOWN:fsr_flag_bits -01867 mul.s 0x4b000003 0x3effffff 0x00000000 0 0 -> 0x4a800002 UNKNOWN:fsr_flag_bits -01868 mul.s 0x4b000003 0x3f000001 0x00000000 0 0 -> 0x4a800004 UNKNOWN:fsr_flag_bits -01869 mul.s 0xcb000003 0xbf000000 0x00000000 0 0 -> 0x4a800003 UNKNOWN:fsr_flag_bits -01870 mul.s 0xcb000003 0xbeffffff 0x00000000 0 0 -> 0x4a800002 UNKNOWN:fsr_flag_bits -01871 mul.s 0xcb000003 0xbf000001 0x00000000 0 0 -> 0x4a800004 UNKNOWN:fsr_flag_bits -01872 mul.s 0x1e000000 0x12000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01873 mul.s 0x1e000000 0x11ffffff 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01874 mul.s 0x1e000000 0x12000001 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01875 mul.s 0x9e000000 0x92000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01876 mul.s 0x9e000000 0x91ffffff 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01877 mul.s 0x9e000000 0x92000001 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01878 mul.s 0x1e000001 0x12000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01879 mul.s 0x1e000001 0x11ffffff 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01880 mul.s 0x1e000001 0x12000001 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01881 mul.s 0x9e000001 0x92000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01882 mul.s 0x9e000001 0x91ffffff 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01883 mul.s 0x9e000001 0x92000001 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01884 mul.s 0x1e400000 0x12000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01885 mul.s 0x1e400000 0x11ffffff 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01886 mul.s 0x1e400000 0x12000001 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01887 mul.s 0x9e400000 0x92000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01888 mul.s 0x9e400000 0x91ffffff 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01889 mul.s 0x9e400000 0x92000001 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01890 mul.s 0x1e7fffff 0x12000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01891 mul.s 0x1e7fffff 0x11ffffff 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01892 mul.s 0x1e7fffff 0x12000001 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01893 mul.s 0x9e7fffff 0x92000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01894 mul.s 0x9e7fffff 0x91ffffff 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01895 mul.s 0x9e7fffff 0x92000001 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01896 mul.s 0x1e000002 0x12000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01897 mul.s 0x1e000002 0x11ffffff 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01898 mul.s 0x1e000002 0x12000001 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01899 mul.s 0x9e000002 0x92000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01900 mul.s 0x9e000002 0x91ffffff 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01901 mul.s 0x9e000002 0x92000001 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01902 mul.s 0x1e000003 0x12000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01903 mul.s 0x1e000003 0x11ffffff 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01904 mul.s 0x1e000003 0x12000001 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01905 mul.s 0x9e000003 0x92000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01906 mul.s 0x9e000003 0x91ffffff 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01907 mul.s 0x9e000003 0x92000001 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -01908 mul.s 0x64000000 0x58000000 0x00000000 0 0 -> 0x7c800000 UNKNOWN:fsr_flag_bits -01909 mul.s 0x64000000 0x57ffffff 0x00000000 0 0 -> 0x7c7fffff UNKNOWN:fsr_flag_bits -01910 mul.s 0x64000000 0x58000001 0x00000000 0 0 -> 0x7c800001 UNKNOWN:fsr_flag_bits -01911 mul.s 0xe4000000 0xd8000000 0x00000000 0 0 -> 0x7c800000 UNKNOWN:fsr_flag_bits -01912 mul.s 0xe4000000 0xd7ffffff 0x00000000 0 0 -> 0x7c7fffff UNKNOWN:fsr_flag_bits -01913 mul.s 0xe4000000 0xd8000001 0x00000000 0 0 -> 0x7c800001 UNKNOWN:fsr_flag_bits -01914 mul.s 0x64000001 0x58000000 0x00000000 0 0 -> 0x7c800001 UNKNOWN:fsr_flag_bits -01915 mul.s 0x64000001 0x57ffffff 0x00000000 0 0 -> 0x7c800000 UNKNOWN:fsr_flag_bits -01916 mul.s 0x64000001 0x58000001 0x00000000 0 0 -> 0x7c800002 UNKNOWN:fsr_flag_bits -01917 mul.s 0xe4000001 0xd8000000 0x00000000 0 0 -> 0x7c800001 UNKNOWN:fsr_flag_bits -01918 mul.s 0xe4000001 0xd7ffffff 0x00000000 0 0 -> 0x7c800000 UNKNOWN:fsr_flag_bits -01919 mul.s 0xe4000001 0xd8000001 0x00000000 0 0 -> 0x7c800002 UNKNOWN:fsr_flag_bits -01920 mul.s 0x64400000 0x58000000 0x00000000 0 0 -> 0x7cc00000 UNKNOWN:fsr_flag_bits -01921 mul.s 0x64400000 0x57ffffff 0x00000000 0 0 -> 0x7cbfffff UNKNOWN:fsr_flag_bits -01922 mul.s 0x64400000 0x58000001 0x00000000 0 0 -> 0x7cc00002 UNKNOWN:fsr_flag_bits -01923 mul.s 0xe4400000 0xd8000000 0x00000000 0 0 -> 0x7cc00000 UNKNOWN:fsr_flag_bits -01924 mul.s 0xe4400000 0xd7ffffff 0x00000000 0 0 -> 0x7cbfffff UNKNOWN:fsr_flag_bits -01925 mul.s 0xe4400000 0xd8000001 0x00000000 0 0 -> 0x7cc00002 UNKNOWN:fsr_flag_bits -01926 mul.s 0x647fffff 0x58000000 0x00000000 0 0 -> 0x7cffffff UNKNOWN:fsr_flag_bits -01927 mul.s 0x647fffff 0x57ffffff 0x00000000 0 0 -> 0x7cfffffe UNKNOWN:fsr_flag_bits -01928 mul.s 0x647fffff 0x58000001 0x00000000 0 0 -> 0x7d000000 UNKNOWN:fsr_flag_bits -01929 mul.s 0xe47fffff 0xd8000000 0x00000000 0 0 -> 0x7cffffff UNKNOWN:fsr_flag_bits -01930 mul.s 0xe47fffff 0xd7ffffff 0x00000000 0 0 -> 0x7cfffffe UNKNOWN:fsr_flag_bits -01931 mul.s 0xe47fffff 0xd8000001 0x00000000 0 0 -> 0x7d000000 UNKNOWN:fsr_flag_bits -01932 mul.s 0x64000002 0x58000000 0x00000000 0 0 -> 0x7c800002 UNKNOWN:fsr_flag_bits -01933 mul.s 0x64000002 0x57ffffff 0x00000000 0 0 -> 0x7c800001 UNKNOWN:fsr_flag_bits -01934 mul.s 0x64000002 0x58000001 0x00000000 0 0 -> 0x7c800003 UNKNOWN:fsr_flag_bits -01935 mul.s 0xe4000002 0xd8000000 0x00000000 0 0 -> 0x7c800002 UNKNOWN:fsr_flag_bits -01936 mul.s 0xe4000002 0xd7ffffff 0x00000000 0 0 -> 0x7c800001 UNKNOWN:fsr_flag_bits -01937 mul.s 0xe4000002 0xd8000001 0x00000000 0 0 -> 0x7c800003 UNKNOWN:fsr_flag_bits -01938 mul.s 0x64000003 0x58000000 0x00000000 0 0 -> 0x7c800003 UNKNOWN:fsr_flag_bits -01939 mul.s 0x64000003 0x57ffffff 0x00000000 0 0 -> 0x7c800002 UNKNOWN:fsr_flag_bits -01940 mul.s 0x64000003 0x58000001 0x00000000 0 0 -> 0x7c800004 UNKNOWN:fsr_flag_bits -01941 mul.s 0xe4000003 0xd8000000 0x00000000 0 0 -> 0x7c800003 UNKNOWN:fsr_flag_bits -01942 mul.s 0xe4000003 0xd7ffffff 0x00000000 0 0 -> 0x7c800002 UNKNOWN:fsr_flag_bits -01943 mul.s 0xe4000003 0xd8000001 0x00000000 0 0 -> 0x7c800004 UNKNOWN:fsr_flag_bits -01944 mul.s 0x3f800000 0x33800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01945 mul.s 0x3f800000 0x337fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01946 mul.s 0x3f800000 0x33800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01947 mul.s 0xbf800000 0xb3800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01948 mul.s 0xbf800000 0xb37fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01949 mul.s 0xbf800000 0xb3800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01950 mul.s 0x3f800001 0x33800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01951 mul.s 0x3f800001 0x337fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01952 mul.s 0x3f800001 0x33800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01953 mul.s 0xbf800001 0xb3800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01954 mul.s 0xbf800001 0xb37fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01955 mul.s 0xbf800001 0xb3800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01956 mul.s 0x3fc00000 0x33800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01957 mul.s 0x3fc00000 0x337fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01958 mul.s 0x3fc00000 0x33800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01959 mul.s 0xbfc00000 0xb3800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01960 mul.s 0xbfc00000 0xb37fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01961 mul.s 0xbfc00000 0xb3800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01962 mul.s 0x3fffffff 0x33800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01963 mul.s 0x3fffffff 0x337fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01964 mul.s 0x3fffffff 0x33800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01965 mul.s 0xbfffffff 0xb3800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01966 mul.s 0xbfffffff 0xb37fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01967 mul.s 0xbfffffff 0xb3800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01968 mul.s 0x3f800002 0x33800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01969 mul.s 0x3f800002 0x337fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01970 mul.s 0x3f800002 0x33800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01971 mul.s 0xbf800002 0xb3800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01972 mul.s 0xbf800002 0xb37fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01973 mul.s 0xbf800002 0xb3800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01974 mul.s 0x3f800003 0x33800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01975 mul.s 0x3f800003 0x337fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01976 mul.s 0x3f800003 0x33800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01977 mul.s 0xbf800003 0xb3800000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01978 mul.s 0xbf800003 0xb37fffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01979 mul.s 0xbf800003 0xb3800001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01980 mul.s 0x41000000 0x35000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01981 mul.s 0x41000000 0x34ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01982 mul.s 0x41000000 0x35000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01983 mul.s 0xc1000000 0xb5000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01984 mul.s 0xc1000000 0xb4ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01985 mul.s 0xc1000000 0xb5000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01986 mul.s 0x41000001 0x35000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01987 mul.s 0x41000001 0x34ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01988 mul.s 0x41000001 0x35000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01989 mul.s 0xc1000001 0xb5000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01990 mul.s 0xc1000001 0xb4ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01991 mul.s 0xc1000001 0xb5000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01992 mul.s 0x41400000 0x35000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01993 mul.s 0x41400000 0x34ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01994 mul.s 0x41400000 0x35000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01995 mul.s 0xc1400000 0xb5000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01996 mul.s 0xc1400000 0xb4ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01997 mul.s 0xc1400000 0xb5000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01998 mul.s 0x417fffff 0x35000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -01999 mul.s 0x417fffff 0x34ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02000 mul.s 0x417fffff 0x35000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02001 mul.s 0xc17fffff 0xb5000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02002 mul.s 0xc17fffff 0xb4ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02003 mul.s 0xc17fffff 0xb5000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02004 mul.s 0x41000002 0x35000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02005 mul.s 0x41000002 0x34ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02006 mul.s 0x41000002 0x35000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02007 mul.s 0xc1000002 0xb5000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02008 mul.s 0xc1000002 0xb4ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02009 mul.s 0xc1000002 0xb5000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02010 mul.s 0x41000003 0x35000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02011 mul.s 0x41000003 0x34ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02012 mul.s 0x41000003 0x35000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02013 mul.s 0xc1000003 0xb5000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02014 mul.s 0xc1000003 0xb4ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02015 mul.s 0xc1000003 0xb5000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02016 mul.s 0x32000000 0x26000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02017 mul.s 0x32000000 0x25ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02018 mul.s 0x32000000 0x26000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02019 mul.s 0xb2000000 0xa6000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02020 mul.s 0xb2000000 0xa5ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02021 mul.s 0xb2000000 0xa6000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02022 mul.s 0x32000001 0x26000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02023 mul.s 0x32000001 0x25ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02024 mul.s 0x32000001 0x26000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02025 mul.s 0xb2000001 0xa6000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02026 mul.s 0xb2000001 0xa5ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02027 mul.s 0xb2000001 0xa6000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02028 mul.s 0x32400000 0x26000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02029 mul.s 0x32400000 0x25ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02030 mul.s 0x32400000 0x26000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02031 mul.s 0xb2400000 0xa6000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02032 mul.s 0xb2400000 0xa5ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02033 mul.s 0xb2400000 0xa6000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02034 mul.s 0x327fffff 0x26000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02035 mul.s 0x327fffff 0x25ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02036 mul.s 0x327fffff 0x26000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02037 mul.s 0xb27fffff 0xa6000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02038 mul.s 0xb27fffff 0xa5ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02039 mul.s 0xb27fffff 0xa6000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02040 mul.s 0x32000002 0x26000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02041 mul.s 0x32000002 0x25ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02042 mul.s 0x32000002 0x26000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02043 mul.s 0xb2000002 0xa6000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02044 mul.s 0xb2000002 0xa5ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02045 mul.s 0xb2000002 0xa6000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02046 mul.s 0x32000003 0x26000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02047 mul.s 0x32000003 0x25ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02048 mul.s 0x32000003 0x26000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02049 mul.s 0xb2000003 0xa6000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02050 mul.s 0xb2000003 0xa5ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02051 mul.s 0xb2000003 0xa6000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02052 mul.s 0x4b000000 0x3f000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02053 mul.s 0x4b000000 0x3effffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02054 mul.s 0x4b000000 0x3f000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02055 mul.s 0xcb000000 0xbf000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02056 mul.s 0xcb000000 0xbeffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02057 mul.s 0xcb000000 0xbf000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02058 mul.s 0x4b000001 0x3f000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02059 mul.s 0x4b000001 0x3effffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02060 mul.s 0x4b000001 0x3f000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02061 mul.s 0xcb000001 0xbf000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02062 mul.s 0xcb000001 0xbeffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02063 mul.s 0xcb000001 0xbf000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02064 mul.s 0x4b400000 0x3f000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02065 mul.s 0x4b400000 0x3effffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02066 mul.s 0x4b400000 0x3f000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02067 mul.s 0xcb400000 0xbf000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02068 mul.s 0xcb400000 0xbeffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02069 mul.s 0xcb400000 0xbf000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02070 mul.s 0x4b7fffff 0x3f000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02071 mul.s 0x4b7fffff 0x3effffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02072 mul.s 0x4b7fffff 0x3f000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02073 mul.s 0xcb7fffff 0xbf000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02074 mul.s 0xcb7fffff 0xbeffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02075 mul.s 0xcb7fffff 0xbf000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02076 mul.s 0x4b000002 0x3f000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02077 mul.s 0x4b000002 0x3effffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02078 mul.s 0x4b000002 0x3f000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02079 mul.s 0xcb000002 0xbf000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02080 mul.s 0xcb000002 0xbeffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02081 mul.s 0xcb000002 0xbf000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02082 mul.s 0x4b000003 0x3f000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02083 mul.s 0x4b000003 0x3effffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02084 mul.s 0x4b000003 0x3f000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02085 mul.s 0xcb000003 0xbf000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02086 mul.s 0xcb000003 0xbeffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02087 mul.s 0xcb000003 0xbf000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02088 mul.s 0x1e000000 0x12000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02089 mul.s 0x1e000000 0x11ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02090 mul.s 0x1e000000 0x12000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02091 mul.s 0x9e000000 0x92000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02092 mul.s 0x9e000000 0x91ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02093 mul.s 0x9e000000 0x92000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02094 mul.s 0x1e000001 0x12000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02095 mul.s 0x1e000001 0x11ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02096 mul.s 0x1e000001 0x12000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02097 mul.s 0x9e000001 0x92000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02098 mul.s 0x9e000001 0x91ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02099 mul.s 0x9e000001 0x92000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02100 mul.s 0x1e400000 0x12000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02101 mul.s 0x1e400000 0x11ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02102 mul.s 0x1e400000 0x12000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02103 mul.s 0x9e400000 0x92000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02104 mul.s 0x9e400000 0x91ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02105 mul.s 0x9e400000 0x92000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02106 mul.s 0x1e7fffff 0x12000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02107 mul.s 0x1e7fffff 0x11ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02108 mul.s 0x1e7fffff 0x12000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02109 mul.s 0x9e7fffff 0x92000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02110 mul.s 0x9e7fffff 0x91ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02111 mul.s 0x9e7fffff 0x92000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02112 mul.s 0x1e000002 0x12000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02113 mul.s 0x1e000002 0x11ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02114 mul.s 0x1e000002 0x12000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02115 mul.s 0x9e000002 0x92000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02116 mul.s 0x9e000002 0x91ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02117 mul.s 0x9e000002 0x92000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02118 mul.s 0x1e000003 0x12000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02119 mul.s 0x1e000003 0x11ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02120 mul.s 0x1e000003 0x12000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02121 mul.s 0x9e000003 0x92000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02122 mul.s 0x9e000003 0x91ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02123 mul.s 0x9e000003 0x92000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02124 mul.s 0x64000000 0x58000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02125 mul.s 0x64000000 0x57ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02126 mul.s 0x64000000 0x58000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02127 mul.s 0xe4000000 0xd8000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02128 mul.s 0xe4000000 0xd7ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02129 mul.s 0xe4000000 0xd8000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02130 mul.s 0x64000001 0x58000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02131 mul.s 0x64000001 0x57ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02132 mul.s 0x64000001 0x58000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02133 mul.s 0xe4000001 0xd8000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02134 mul.s 0xe4000001 0xd7ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02135 mul.s 0xe4000001 0xd8000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02136 mul.s 0x64400000 0x58000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02137 mul.s 0x64400000 0x57ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02138 mul.s 0x64400000 0x58000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02139 mul.s 0xe4400000 0xd8000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02140 mul.s 0xe4400000 0xd7ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02141 mul.s 0xe4400000 0xd8000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02142 mul.s 0x647fffff 0x58000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02143 mul.s 0x647fffff 0x57ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02144 mul.s 0x647fffff 0x58000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02145 mul.s 0xe47fffff 0xd8000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02146 mul.s 0xe47fffff 0xd7ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02147 mul.s 0xe47fffff 0xd8000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02148 mul.s 0x64000002 0x58000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02149 mul.s 0x64000002 0x57ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02150 mul.s 0x64000002 0x58000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02151 mul.s 0xe4000002 0xd8000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02152 mul.s 0xe4000002 0xd7ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02153 mul.s 0xe4000002 0xd8000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02154 mul.s 0x64000003 0x58000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02155 mul.s 0x64000003 0x57ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02156 mul.s 0x64000003 0x58000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02157 mul.s 0xe4000003 0xd8000000 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02158 mul.s 0xe4000003 0xd7ffffff 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02159 mul.s 0xe4000003 0xd8000001 0x00000000 0 1 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02160 mul.s 0x3f800000 0x33800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02161 mul.s 0x3f800000 0x337fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02162 mul.s 0x3f800000 0x33800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02163 mul.s 0xbf800000 0xb3800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02164 mul.s 0xbf800000 0xb37fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02165 mul.s 0xbf800000 0xb3800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02166 mul.s 0x3f800001 0x33800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02167 mul.s 0x3f800001 0x337fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02168 mul.s 0x3f800001 0x33800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02169 mul.s 0xbf800001 0xb3800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02170 mul.s 0xbf800001 0xb37fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02171 mul.s 0xbf800001 0xb3800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02172 mul.s 0x3fc00000 0x33800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02173 mul.s 0x3fc00000 0x337fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02174 mul.s 0x3fc00000 0x33800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02175 mul.s 0xbfc00000 0xb3800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02176 mul.s 0xbfc00000 0xb37fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02177 mul.s 0xbfc00000 0xb3800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02178 mul.s 0x3fffffff 0x33800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02179 mul.s 0x3fffffff 0x337fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02180 mul.s 0x3fffffff 0x33800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02181 mul.s 0xbfffffff 0xb3800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02182 mul.s 0xbfffffff 0xb37fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02183 mul.s 0xbfffffff 0xb3800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02184 mul.s 0x3f800002 0x33800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02185 mul.s 0x3f800002 0x337fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02186 mul.s 0x3f800002 0x33800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02187 mul.s 0xbf800002 0xb3800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02188 mul.s 0xbf800002 0xb37fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02189 mul.s 0xbf800002 0xb3800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02190 mul.s 0x3f800003 0x33800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02191 mul.s 0x3f800003 0x337fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02192 mul.s 0x3f800003 0x33800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02193 mul.s 0xbf800003 0xb3800000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02194 mul.s 0xbf800003 0xb37fffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02195 mul.s 0xbf800003 0xb3800001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02196 mul.s 0x41000000 0x35000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02197 mul.s 0x41000000 0x34ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02198 mul.s 0x41000000 0x35000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02199 mul.s 0xc1000000 0xb5000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02200 mul.s 0xc1000000 0xb4ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02201 mul.s 0xc1000000 0xb5000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02202 mul.s 0x41000001 0x35000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02203 mul.s 0x41000001 0x34ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02204 mul.s 0x41000001 0x35000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02205 mul.s 0xc1000001 0xb5000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02206 mul.s 0xc1000001 0xb4ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02207 mul.s 0xc1000001 0xb5000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02208 mul.s 0x41400000 0x35000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02209 mul.s 0x41400000 0x34ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02210 mul.s 0x41400000 0x35000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02211 mul.s 0xc1400000 0xb5000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02212 mul.s 0xc1400000 0xb4ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02213 mul.s 0xc1400000 0xb5000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02214 mul.s 0x417fffff 0x35000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02215 mul.s 0x417fffff 0x34ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02216 mul.s 0x417fffff 0x35000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02217 mul.s 0xc17fffff 0xb5000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02218 mul.s 0xc17fffff 0xb4ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02219 mul.s 0xc17fffff 0xb5000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02220 mul.s 0x41000002 0x35000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02221 mul.s 0x41000002 0x34ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02222 mul.s 0x41000002 0x35000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02223 mul.s 0xc1000002 0xb5000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02224 mul.s 0xc1000002 0xb4ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02225 mul.s 0xc1000002 0xb5000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02226 mul.s 0x41000003 0x35000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02227 mul.s 0x41000003 0x34ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02228 mul.s 0x41000003 0x35000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02229 mul.s 0xc1000003 0xb5000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02230 mul.s 0xc1000003 0xb4ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02231 mul.s 0xc1000003 0xb5000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02232 mul.s 0x32000000 0x26000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02233 mul.s 0x32000000 0x25ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02234 mul.s 0x32000000 0x26000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02235 mul.s 0xb2000000 0xa6000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02236 mul.s 0xb2000000 0xa5ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02237 mul.s 0xb2000000 0xa6000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02238 mul.s 0x32000001 0x26000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02239 mul.s 0x32000001 0x25ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02240 mul.s 0x32000001 0x26000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02241 mul.s 0xb2000001 0xa6000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02242 mul.s 0xb2000001 0xa5ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02243 mul.s 0xb2000001 0xa6000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02244 mul.s 0x32400000 0x26000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02245 mul.s 0x32400000 0x25ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02246 mul.s 0x32400000 0x26000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02247 mul.s 0xb2400000 0xa6000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02248 mul.s 0xb2400000 0xa5ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02249 mul.s 0xb2400000 0xa6000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02250 mul.s 0x327fffff 0x26000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02251 mul.s 0x327fffff 0x25ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02252 mul.s 0x327fffff 0x26000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02253 mul.s 0xb27fffff 0xa6000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02254 mul.s 0xb27fffff 0xa5ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02255 mul.s 0xb27fffff 0xa6000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02256 mul.s 0x32000002 0x26000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02257 mul.s 0x32000002 0x25ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02258 mul.s 0x32000002 0x26000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02259 mul.s 0xb2000002 0xa6000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02260 mul.s 0xb2000002 0xa5ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02261 mul.s 0xb2000002 0xa6000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02262 mul.s 0x32000003 0x26000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02263 mul.s 0x32000003 0x25ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02264 mul.s 0x32000003 0x26000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02265 mul.s 0xb2000003 0xa6000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02266 mul.s 0xb2000003 0xa5ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02267 mul.s 0xb2000003 0xa6000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02268 mul.s 0x4b000000 0x3f000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02269 mul.s 0x4b000000 0x3effffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02270 mul.s 0x4b000000 0x3f000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02271 mul.s 0xcb000000 0xbf000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02272 mul.s 0xcb000000 0xbeffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02273 mul.s 0xcb000000 0xbf000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02274 mul.s 0x4b000001 0x3f000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02275 mul.s 0x4b000001 0x3effffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02276 mul.s 0x4b000001 0x3f000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02277 mul.s 0xcb000001 0xbf000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02278 mul.s 0xcb000001 0xbeffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02279 mul.s 0xcb000001 0xbf000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02280 mul.s 0x4b400000 0x3f000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02281 mul.s 0x4b400000 0x3effffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02282 mul.s 0x4b400000 0x3f000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02283 mul.s 0xcb400000 0xbf000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02284 mul.s 0xcb400000 0xbeffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02285 mul.s 0xcb400000 0xbf000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02286 mul.s 0x4b7fffff 0x3f000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02287 mul.s 0x4b7fffff 0x3effffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02288 mul.s 0x4b7fffff 0x3f000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02289 mul.s 0xcb7fffff 0xbf000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02290 mul.s 0xcb7fffff 0xbeffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02291 mul.s 0xcb7fffff 0xbf000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02292 mul.s 0x4b000002 0x3f000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02293 mul.s 0x4b000002 0x3effffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02294 mul.s 0x4b000002 0x3f000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02295 mul.s 0xcb000002 0xbf000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02296 mul.s 0xcb000002 0xbeffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02297 mul.s 0xcb000002 0xbf000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02298 mul.s 0x4b000003 0x3f000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02299 mul.s 0x4b000003 0x3effffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02300 mul.s 0x4b000003 0x3f000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02301 mul.s 0xcb000003 0xbf000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02302 mul.s 0xcb000003 0xbeffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02303 mul.s 0xcb000003 0xbf000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02304 mul.s 0x1e000000 0x12000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02305 mul.s 0x1e000000 0x11ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02306 mul.s 0x1e000000 0x12000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02307 mul.s 0x9e000000 0x92000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02308 mul.s 0x9e000000 0x91ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02309 mul.s 0x9e000000 0x92000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02310 mul.s 0x1e000001 0x12000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02311 mul.s 0x1e000001 0x11ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02312 mul.s 0x1e000001 0x12000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02313 mul.s 0x9e000001 0x92000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02314 mul.s 0x9e000001 0x91ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02315 mul.s 0x9e000001 0x92000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02316 mul.s 0x1e400000 0x12000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02317 mul.s 0x1e400000 0x11ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02318 mul.s 0x1e400000 0x12000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02319 mul.s 0x9e400000 0x92000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02320 mul.s 0x9e400000 0x91ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02321 mul.s 0x9e400000 0x92000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02322 mul.s 0x1e7fffff 0x12000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02323 mul.s 0x1e7fffff 0x11ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02324 mul.s 0x1e7fffff 0x12000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02325 mul.s 0x9e7fffff 0x92000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02326 mul.s 0x9e7fffff 0x91ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02327 mul.s 0x9e7fffff 0x92000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02328 mul.s 0x1e000002 0x12000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02329 mul.s 0x1e000002 0x11ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02330 mul.s 0x1e000002 0x12000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02331 mul.s 0x9e000002 0x92000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02332 mul.s 0x9e000002 0x91ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02333 mul.s 0x9e000002 0x92000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02334 mul.s 0x1e000003 0x12000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02335 mul.s 0x1e000003 0x11ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02336 mul.s 0x1e000003 0x12000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02337 mul.s 0x9e000003 0x92000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02338 mul.s 0x9e000003 0x91ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02339 mul.s 0x9e000003 0x92000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02340 mul.s 0x64000000 0x58000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02341 mul.s 0x64000000 0x57ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02342 mul.s 0x64000000 0x58000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02343 mul.s 0xe4000000 0xd8000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02344 mul.s 0xe4000000 0xd7ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02345 mul.s 0xe4000000 0xd8000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02346 mul.s 0x64000001 0x58000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02347 mul.s 0x64000001 0x57ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02348 mul.s 0x64000001 0x58000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02349 mul.s 0xe4000001 0xd8000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02350 mul.s 0xe4000001 0xd7ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02351 mul.s 0xe4000001 0xd8000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02352 mul.s 0x64400000 0x58000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02353 mul.s 0x64400000 0x57ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02354 mul.s 0x64400000 0x58000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02355 mul.s 0xe4400000 0xd8000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02356 mul.s 0xe4400000 0xd7ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02357 mul.s 0xe4400000 0xd8000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02358 mul.s 0x647fffff 0x58000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02359 mul.s 0x647fffff 0x57ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02360 mul.s 0x647fffff 0x58000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02361 mul.s 0xe47fffff 0xd8000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02362 mul.s 0xe47fffff 0xd7ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02363 mul.s 0xe47fffff 0xd8000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02364 mul.s 0x64000002 0x58000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02365 mul.s 0x64000002 0x57ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02366 mul.s 0x64000002 0x58000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02367 mul.s 0xe4000002 0xd8000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02368 mul.s 0xe4000002 0xd7ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02369 mul.s 0xe4000002 0xd8000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02370 mul.s 0x64000003 0x58000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02371 mul.s 0x64000003 0x57ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02372 mul.s 0x64000003 0x58000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02373 mul.s 0xe4000003 0xd8000000 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02374 mul.s 0xe4000003 0xd7ffffff 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02375 mul.s 0xe4000003 0xd8000001 0x00000000 0 2 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02376 mul.s 0x3f800000 0x33800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02377 mul.s 0x3f800000 0x337fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02378 mul.s 0x3f800000 0x33800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02379 mul.s 0xbf800000 0xb3800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02380 mul.s 0xbf800000 0xb37fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02381 mul.s 0xbf800000 0xb3800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02382 mul.s 0x3f800001 0x33800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02383 mul.s 0x3f800001 0x337fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02384 mul.s 0x3f800001 0x33800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02385 mul.s 0xbf800001 0xb3800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02386 mul.s 0xbf800001 0xb37fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02387 mul.s 0xbf800001 0xb3800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02388 mul.s 0x3fc00000 0x33800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02389 mul.s 0x3fc00000 0x337fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02390 mul.s 0x3fc00000 0x33800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02391 mul.s 0xbfc00000 0xb3800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02392 mul.s 0xbfc00000 0xb37fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02393 mul.s 0xbfc00000 0xb3800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02394 mul.s 0x3fffffff 0x33800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02395 mul.s 0x3fffffff 0x337fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02396 mul.s 0x3fffffff 0x33800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02397 mul.s 0xbfffffff 0xb3800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02398 mul.s 0xbfffffff 0xb37fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02399 mul.s 0xbfffffff 0xb3800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02400 mul.s 0x3f800002 0x33800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02401 mul.s 0x3f800002 0x337fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02402 mul.s 0x3f800002 0x33800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02403 mul.s 0xbf800002 0xb3800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02404 mul.s 0xbf800002 0xb37fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02405 mul.s 0xbf800002 0xb3800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02406 mul.s 0x3f800003 0x33800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02407 mul.s 0x3f800003 0x337fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02408 mul.s 0x3f800003 0x33800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02409 mul.s 0xbf800003 0xb3800000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02410 mul.s 0xbf800003 0xb37fffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02411 mul.s 0xbf800003 0xb3800001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02412 mul.s 0x41000000 0x35000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02413 mul.s 0x41000000 0x34ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02414 mul.s 0x41000000 0x35000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02415 mul.s 0xc1000000 0xb5000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02416 mul.s 0xc1000000 0xb4ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02417 mul.s 0xc1000000 0xb5000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02418 mul.s 0x41000001 0x35000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02419 mul.s 0x41000001 0x34ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02420 mul.s 0x41000001 0x35000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02421 mul.s 0xc1000001 0xb5000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02422 mul.s 0xc1000001 0xb4ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02423 mul.s 0xc1000001 0xb5000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02424 mul.s 0x41400000 0x35000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02425 mul.s 0x41400000 0x34ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02426 mul.s 0x41400000 0x35000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02427 mul.s 0xc1400000 0xb5000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02428 mul.s 0xc1400000 0xb4ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02429 mul.s 0xc1400000 0xb5000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02430 mul.s 0x417fffff 0x35000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02431 mul.s 0x417fffff 0x34ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02432 mul.s 0x417fffff 0x35000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02433 mul.s 0xc17fffff 0xb5000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02434 mul.s 0xc17fffff 0xb4ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02435 mul.s 0xc17fffff 0xb5000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02436 mul.s 0x41000002 0x35000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02437 mul.s 0x41000002 0x34ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02438 mul.s 0x41000002 0x35000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02439 mul.s 0xc1000002 0xb5000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02440 mul.s 0xc1000002 0xb4ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02441 mul.s 0xc1000002 0xb5000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02442 mul.s 0x41000003 0x35000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02443 mul.s 0x41000003 0x34ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02444 mul.s 0x41000003 0x35000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02445 mul.s 0xc1000003 0xb5000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02446 mul.s 0xc1000003 0xb4ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02447 mul.s 0xc1000003 0xb5000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02448 mul.s 0x32000000 0x26000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02449 mul.s 0x32000000 0x25ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02450 mul.s 0x32000000 0x26000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02451 mul.s 0xb2000000 0xa6000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02452 mul.s 0xb2000000 0xa5ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02453 mul.s 0xb2000000 0xa6000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02454 mul.s 0x32000001 0x26000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02455 mul.s 0x32000001 0x25ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02456 mul.s 0x32000001 0x26000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02457 mul.s 0xb2000001 0xa6000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02458 mul.s 0xb2000001 0xa5ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02459 mul.s 0xb2000001 0xa6000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02460 mul.s 0x32400000 0x26000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02461 mul.s 0x32400000 0x25ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02462 mul.s 0x32400000 0x26000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02463 mul.s 0xb2400000 0xa6000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02464 mul.s 0xb2400000 0xa5ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02465 mul.s 0xb2400000 0xa6000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02466 mul.s 0x327fffff 0x26000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02467 mul.s 0x327fffff 0x25ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02468 mul.s 0x327fffff 0x26000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02469 mul.s 0xb27fffff 0xa6000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02470 mul.s 0xb27fffff 0xa5ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02471 mul.s 0xb27fffff 0xa6000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02472 mul.s 0x32000002 0x26000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02473 mul.s 0x32000002 0x25ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02474 mul.s 0x32000002 0x26000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02475 mul.s 0xb2000002 0xa6000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02476 mul.s 0xb2000002 0xa5ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02477 mul.s 0xb2000002 0xa6000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02478 mul.s 0x32000003 0x26000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02479 mul.s 0x32000003 0x25ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02480 mul.s 0x32000003 0x26000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02481 mul.s 0xb2000003 0xa6000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02482 mul.s 0xb2000003 0xa5ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02483 mul.s 0xb2000003 0xa6000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02484 mul.s 0x4b000000 0x3f000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02485 mul.s 0x4b000000 0x3effffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02486 mul.s 0x4b000000 0x3f000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02487 mul.s 0xcb000000 0xbf000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02488 mul.s 0xcb000000 0xbeffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02489 mul.s 0xcb000000 0xbf000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02490 mul.s 0x4b000001 0x3f000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02491 mul.s 0x4b000001 0x3effffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02492 mul.s 0x4b000001 0x3f000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02493 mul.s 0xcb000001 0xbf000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02494 mul.s 0xcb000001 0xbeffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02495 mul.s 0xcb000001 0xbf000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02496 mul.s 0x4b400000 0x3f000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02497 mul.s 0x4b400000 0x3effffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02498 mul.s 0x4b400000 0x3f000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02499 mul.s 0xcb400000 0xbf000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02500 mul.s 0xcb400000 0xbeffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02501 mul.s 0xcb400000 0xbf000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02502 mul.s 0x4b7fffff 0x3f000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02503 mul.s 0x4b7fffff 0x3effffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02504 mul.s 0x4b7fffff 0x3f000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02505 mul.s 0xcb7fffff 0xbf000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02506 mul.s 0xcb7fffff 0xbeffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02507 mul.s 0xcb7fffff 0xbf000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02508 mul.s 0x4b000002 0x3f000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02509 mul.s 0x4b000002 0x3effffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02510 mul.s 0x4b000002 0x3f000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02511 mul.s 0xcb000002 0xbf000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02512 mul.s 0xcb000002 0xbeffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02513 mul.s 0xcb000002 0xbf000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02514 mul.s 0x4b000003 0x3f000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02515 mul.s 0x4b000003 0x3effffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02516 mul.s 0x4b000003 0x3f000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02517 mul.s 0xcb000003 0xbf000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02518 mul.s 0xcb000003 0xbeffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02519 mul.s 0xcb000003 0xbf000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02520 mul.s 0x1e000000 0x12000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02521 mul.s 0x1e000000 0x11ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02522 mul.s 0x1e000000 0x12000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02523 mul.s 0x9e000000 0x92000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02524 mul.s 0x9e000000 0x91ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02525 mul.s 0x9e000000 0x92000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02526 mul.s 0x1e000001 0x12000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02527 mul.s 0x1e000001 0x11ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02528 mul.s 0x1e000001 0x12000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02529 mul.s 0x9e000001 0x92000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02530 mul.s 0x9e000001 0x91ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02531 mul.s 0x9e000001 0x92000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02532 mul.s 0x1e400000 0x12000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02533 mul.s 0x1e400000 0x11ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02534 mul.s 0x1e400000 0x12000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02535 mul.s 0x9e400000 0x92000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02536 mul.s 0x9e400000 0x91ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02537 mul.s 0x9e400000 0x92000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02538 mul.s 0x1e7fffff 0x12000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02539 mul.s 0x1e7fffff 0x11ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02540 mul.s 0x1e7fffff 0x12000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02541 mul.s 0x9e7fffff 0x92000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02542 mul.s 0x9e7fffff 0x91ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02543 mul.s 0x9e7fffff 0x92000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02544 mul.s 0x1e000002 0x12000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02545 mul.s 0x1e000002 0x11ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02546 mul.s 0x1e000002 0x12000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02547 mul.s 0x9e000002 0x92000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02548 mul.s 0x9e000002 0x91ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02549 mul.s 0x9e000002 0x92000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02550 mul.s 0x1e000003 0x12000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02551 mul.s 0x1e000003 0x11ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02552 mul.s 0x1e000003 0x12000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02553 mul.s 0x9e000003 0x92000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02554 mul.s 0x9e000003 0x91ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02555 mul.s 0x9e000003 0x92000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02556 mul.s 0x64000000 0x58000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02557 mul.s 0x64000000 0x57ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02558 mul.s 0x64000000 0x58000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02559 mul.s 0xe4000000 0xd8000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02560 mul.s 0xe4000000 0xd7ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02561 mul.s 0xe4000000 0xd8000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02562 mul.s 0x64000001 0x58000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02563 mul.s 0x64000001 0x57ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02564 mul.s 0x64000001 0x58000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02565 mul.s 0xe4000001 0xd8000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02566 mul.s 0xe4000001 0xd7ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02567 mul.s 0xe4000001 0xd8000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02568 mul.s 0x64400000 0x58000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02569 mul.s 0x64400000 0x57ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02570 mul.s 0x64400000 0x58000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02571 mul.s 0xe4400000 0xd8000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02572 mul.s 0xe4400000 0xd7ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02573 mul.s 0xe4400000 0xd8000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02574 mul.s 0x647fffff 0x58000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02575 mul.s 0x647fffff 0x57ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02576 mul.s 0x647fffff 0x58000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02577 mul.s 0xe47fffff 0xd8000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02578 mul.s 0xe47fffff 0xd7ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02579 mul.s 0xe47fffff 0xd8000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02580 mul.s 0x64000002 0x58000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02581 mul.s 0x64000002 0x57ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02582 mul.s 0x64000002 0x58000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02583 mul.s 0xe4000002 0xd8000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02584 mul.s 0xe4000002 0xd7ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02585 mul.s 0xe4000002 0xd8000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02586 mul.s 0x64000003 0x58000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02587 mul.s 0x64000003 0x57ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02588 mul.s 0x64000003 0x58000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02589 mul.s 0xe4000003 0xd8000000 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02590 mul.s 0xe4000003 0xd7ffffff 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits -02591 mul.s 0xe4000003 0xd8000001 0x00000000 0 3 -> UNKNOWN:fcr_rounding_honored UNKNOWN:fsr_flag_bits +# fsr: the predicted FSR after the vector, cleared before it — a +# first-class prediction since P6 measured the flag semantics. +00000 add.s 0x3f800000 0x33800000 0x00000000 0 0 -> 0x3f800000 0x00000080 +00001 add.s 0x3f800000 0x337fffff 0x00000000 0 0 -> 0x3f800000 0x00000080 +00002 add.s 0x3f800000 0x33800001 0x00000000 0 0 -> 0x3f800001 0x00000080 +00003 add.s 0xbf800000 0xb3800000 0x00000000 0 0 -> 0xbf800000 0x00000080 +00004 add.s 0xbf800000 0xb37fffff 0x00000000 0 0 -> 0xbf800000 0x00000080 +00005 add.s 0xbf800000 0xb3800001 0x00000000 0 0 -> 0xbf800001 0x00000080 +00006 add.s 0x3f800001 0x33800000 0x00000000 0 0 -> 0x3f800002 0x00000080 +00007 add.s 0x3f800001 0x337fffff 0x00000000 0 0 -> 0x3f800001 0x00000080 +00008 add.s 0x3f800001 0x33800001 0x00000000 0 0 -> 0x3f800002 0x00000080 +00009 add.s 0xbf800001 0xb3800000 0x00000000 0 0 -> 0xbf800002 0x00000080 +00010 add.s 0xbf800001 0xb37fffff 0x00000000 0 0 -> 0xbf800001 0x00000080 +00011 add.s 0xbf800001 0xb3800001 0x00000000 0 0 -> 0xbf800002 0x00000080 +00012 add.s 0x3fc00000 0x33800000 0x00000000 0 0 -> 0x3fc00000 0x00000080 +00013 add.s 0x3fc00000 0x337fffff 0x00000000 0 0 -> 0x3fc00000 0x00000080 +00014 add.s 0x3fc00000 0x33800001 0x00000000 0 0 -> 0x3fc00001 0x00000080 +00015 add.s 0xbfc00000 0xb3800000 0x00000000 0 0 -> 0xbfc00000 0x00000080 +00016 add.s 0xbfc00000 0xb37fffff 0x00000000 0 0 -> 0xbfc00000 0x00000080 +00017 add.s 0xbfc00000 0xb3800001 0x00000000 0 0 -> 0xbfc00001 0x00000080 +00018 add.s 0x3fffffff 0x33800000 0x00000000 0 0 -> 0x40000000 0x00000080 +00019 add.s 0x3fffffff 0x337fffff 0x00000000 0 0 -> 0x3fffffff 0x00000080 +00020 add.s 0x3fffffff 0x33800001 0x00000000 0 0 -> 0x40000000 0x00000080 +00021 add.s 0xbfffffff 0xb3800000 0x00000000 0 0 -> 0xc0000000 0x00000080 +00022 add.s 0xbfffffff 0xb37fffff 0x00000000 0 0 -> 0xbfffffff 0x00000080 +00023 add.s 0xbfffffff 0xb3800001 0x00000000 0 0 -> 0xc0000000 0x00000080 +00024 add.s 0x3f800002 0x33800000 0x00000000 0 0 -> 0x3f800002 0x00000080 +00025 add.s 0x3f800002 0x337fffff 0x00000000 0 0 -> 0x3f800002 0x00000080 +00026 add.s 0x3f800002 0x33800001 0x00000000 0 0 -> 0x3f800003 0x00000080 +00027 add.s 0xbf800002 0xb3800000 0x00000000 0 0 -> 0xbf800002 0x00000080 +00028 add.s 0xbf800002 0xb37fffff 0x00000000 0 0 -> 0xbf800002 0x00000080 +00029 add.s 0xbf800002 0xb3800001 0x00000000 0 0 -> 0xbf800003 0x00000080 +00030 add.s 0x3f800003 0x33800000 0x00000000 0 0 -> 0x3f800004 0x00000080 +00031 add.s 0x3f800003 0x337fffff 0x00000000 0 0 -> 0x3f800003 0x00000080 +00032 add.s 0x3f800003 0x33800001 0x00000000 0 0 -> 0x3f800004 0x00000080 +00033 add.s 0xbf800003 0xb3800000 0x00000000 0 0 -> 0xbf800004 0x00000080 +00034 add.s 0xbf800003 0xb37fffff 0x00000000 0 0 -> 0xbf800003 0x00000080 +00035 add.s 0xbf800003 0xb3800001 0x00000000 0 0 -> 0xbf800004 0x00000080 +00036 add.s 0x41000000 0x35000000 0x00000000 0 0 -> 0x41000000 0x00000080 +00037 add.s 0x41000000 0x34ffffff 0x00000000 0 0 -> 0x41000000 0x00000080 +00038 add.s 0x41000000 0x35000001 0x00000000 0 0 -> 0x41000001 0x00000080 +00039 add.s 0xc1000000 0xb5000000 0x00000000 0 0 -> 0xc1000000 0x00000080 +00040 add.s 0xc1000000 0xb4ffffff 0x00000000 0 0 -> 0xc1000000 0x00000080 +00041 add.s 0xc1000000 0xb5000001 0x00000000 0 0 -> 0xc1000001 0x00000080 +00042 add.s 0x41000001 0x35000000 0x00000000 0 0 -> 0x41000002 0x00000080 +00043 add.s 0x41000001 0x34ffffff 0x00000000 0 0 -> 0x41000001 0x00000080 +00044 add.s 0x41000001 0x35000001 0x00000000 0 0 -> 0x41000002 0x00000080 +00045 add.s 0xc1000001 0xb5000000 0x00000000 0 0 -> 0xc1000002 0x00000080 +00046 add.s 0xc1000001 0xb4ffffff 0x00000000 0 0 -> 0xc1000001 0x00000080 +00047 add.s 0xc1000001 0xb5000001 0x00000000 0 0 -> 0xc1000002 0x00000080 +00048 add.s 0x41400000 0x35000000 0x00000000 0 0 -> 0x41400000 0x00000080 +00049 add.s 0x41400000 0x34ffffff 0x00000000 0 0 -> 0x41400000 0x00000080 +00050 add.s 0x41400000 0x35000001 0x00000000 0 0 -> 0x41400001 0x00000080 +00051 add.s 0xc1400000 0xb5000000 0x00000000 0 0 -> 0xc1400000 0x00000080 +00052 add.s 0xc1400000 0xb4ffffff 0x00000000 0 0 -> 0xc1400000 0x00000080 +00053 add.s 0xc1400000 0xb5000001 0x00000000 0 0 -> 0xc1400001 0x00000080 +00054 add.s 0x417fffff 0x35000000 0x00000000 0 0 -> 0x41800000 0x00000080 +00055 add.s 0x417fffff 0x34ffffff 0x00000000 0 0 -> 0x417fffff 0x00000080 +00056 add.s 0x417fffff 0x35000001 0x00000000 0 0 -> 0x41800000 0x00000080 +00057 add.s 0xc17fffff 0xb5000000 0x00000000 0 0 -> 0xc1800000 0x00000080 +00058 add.s 0xc17fffff 0xb4ffffff 0x00000000 0 0 -> 0xc17fffff 0x00000080 +00059 add.s 0xc17fffff 0xb5000001 0x00000000 0 0 -> 0xc1800000 0x00000080 +00060 add.s 0x41000002 0x35000000 0x00000000 0 0 -> 0x41000002 0x00000080 +00061 add.s 0x41000002 0x34ffffff 0x00000000 0 0 -> 0x41000002 0x00000080 +00062 add.s 0x41000002 0x35000001 0x00000000 0 0 -> 0x41000003 0x00000080 +00063 add.s 0xc1000002 0xb5000000 0x00000000 0 0 -> 0xc1000002 0x00000080 +00064 add.s 0xc1000002 0xb4ffffff 0x00000000 0 0 -> 0xc1000002 0x00000080 +00065 add.s 0xc1000002 0xb5000001 0x00000000 0 0 -> 0xc1000003 0x00000080 +00066 add.s 0x41000003 0x35000000 0x00000000 0 0 -> 0x41000004 0x00000080 +00067 add.s 0x41000003 0x34ffffff 0x00000000 0 0 -> 0x41000003 0x00000080 +00068 add.s 0x41000003 0x35000001 0x00000000 0 0 -> 0x41000004 0x00000080 +00069 add.s 0xc1000003 0xb5000000 0x00000000 0 0 -> 0xc1000004 0x00000080 +00070 add.s 0xc1000003 0xb4ffffff 0x00000000 0 0 -> 0xc1000003 0x00000080 +00071 add.s 0xc1000003 0xb5000001 0x00000000 0 0 -> 0xc1000004 0x00000080 +00072 add.s 0x32000000 0x26000000 0x00000000 0 0 -> 0x32000000 0x00000080 +00073 add.s 0x32000000 0x25ffffff 0x00000000 0 0 -> 0x32000000 0x00000080 +00074 add.s 0x32000000 0x26000001 0x00000000 0 0 -> 0x32000001 0x00000080 +00075 add.s 0xb2000000 0xa6000000 0x00000000 0 0 -> 0xb2000000 0x00000080 +00076 add.s 0xb2000000 0xa5ffffff 0x00000000 0 0 -> 0xb2000000 0x00000080 +00077 add.s 0xb2000000 0xa6000001 0x00000000 0 0 -> 0xb2000001 0x00000080 +00078 add.s 0x32000001 0x26000000 0x00000000 0 0 -> 0x32000002 0x00000080 +00079 add.s 0x32000001 0x25ffffff 0x00000000 0 0 -> 0x32000001 0x00000080 +00080 add.s 0x32000001 0x26000001 0x00000000 0 0 -> 0x32000002 0x00000080 +00081 add.s 0xb2000001 0xa6000000 0x00000000 0 0 -> 0xb2000002 0x00000080 +00082 add.s 0xb2000001 0xa5ffffff 0x00000000 0 0 -> 0xb2000001 0x00000080 +00083 add.s 0xb2000001 0xa6000001 0x00000000 0 0 -> 0xb2000002 0x00000080 +00084 add.s 0x32400000 0x26000000 0x00000000 0 0 -> 0x32400000 0x00000080 +00085 add.s 0x32400000 0x25ffffff 0x00000000 0 0 -> 0x32400000 0x00000080 +00086 add.s 0x32400000 0x26000001 0x00000000 0 0 -> 0x32400001 0x00000080 +00087 add.s 0xb2400000 0xa6000000 0x00000000 0 0 -> 0xb2400000 0x00000080 +00088 add.s 0xb2400000 0xa5ffffff 0x00000000 0 0 -> 0xb2400000 0x00000080 +00089 add.s 0xb2400000 0xa6000001 0x00000000 0 0 -> 0xb2400001 0x00000080 +00090 add.s 0x327fffff 0x26000000 0x00000000 0 0 -> 0x32800000 0x00000080 +00091 add.s 0x327fffff 0x25ffffff 0x00000000 0 0 -> 0x327fffff 0x00000080 +00092 add.s 0x327fffff 0x26000001 0x00000000 0 0 -> 0x32800000 0x00000080 +00093 add.s 0xb27fffff 0xa6000000 0x00000000 0 0 -> 0xb2800000 0x00000080 +00094 add.s 0xb27fffff 0xa5ffffff 0x00000000 0 0 -> 0xb27fffff 0x00000080 +00095 add.s 0xb27fffff 0xa6000001 0x00000000 0 0 -> 0xb2800000 0x00000080 +00096 add.s 0x32000002 0x26000000 0x00000000 0 0 -> 0x32000002 0x00000080 +00097 add.s 0x32000002 0x25ffffff 0x00000000 0 0 -> 0x32000002 0x00000080 +00098 add.s 0x32000002 0x26000001 0x00000000 0 0 -> 0x32000003 0x00000080 +00099 add.s 0xb2000002 0xa6000000 0x00000000 0 0 -> 0xb2000002 0x00000080 +00100 add.s 0xb2000002 0xa5ffffff 0x00000000 0 0 -> 0xb2000002 0x00000080 +00101 add.s 0xb2000002 0xa6000001 0x00000000 0 0 -> 0xb2000003 0x00000080 +00102 add.s 0x32000003 0x26000000 0x00000000 0 0 -> 0x32000004 0x00000080 +00103 add.s 0x32000003 0x25ffffff 0x00000000 0 0 -> 0x32000003 0x00000080 +00104 add.s 0x32000003 0x26000001 0x00000000 0 0 -> 0x32000004 0x00000080 +00105 add.s 0xb2000003 0xa6000000 0x00000000 0 0 -> 0xb2000004 0x00000080 +00106 add.s 0xb2000003 0xa5ffffff 0x00000000 0 0 -> 0xb2000003 0x00000080 +00107 add.s 0xb2000003 0xa6000001 0x00000000 0 0 -> 0xb2000004 0x00000080 +00108 add.s 0x4b000000 0x3f000000 0x00000000 0 0 -> 0x4b000000 0x00000080 +00109 add.s 0x4b000000 0x3effffff 0x00000000 0 0 -> 0x4b000000 0x00000080 +00110 add.s 0x4b000000 0x3f000001 0x00000000 0 0 -> 0x4b000001 0x00000080 +00111 add.s 0xcb000000 0xbf000000 0x00000000 0 0 -> 0xcb000000 0x00000080 +00112 add.s 0xcb000000 0xbeffffff 0x00000000 0 0 -> 0xcb000000 0x00000080 +00113 add.s 0xcb000000 0xbf000001 0x00000000 0 0 -> 0xcb000001 0x00000080 +00114 add.s 0x4b000001 0x3f000000 0x00000000 0 0 -> 0x4b000002 0x00000080 +00115 add.s 0x4b000001 0x3effffff 0x00000000 0 0 -> 0x4b000001 0x00000080 +00116 add.s 0x4b000001 0x3f000001 0x00000000 0 0 -> 0x4b000002 0x00000080 +00117 add.s 0xcb000001 0xbf000000 0x00000000 0 0 -> 0xcb000002 0x00000080 +00118 add.s 0xcb000001 0xbeffffff 0x00000000 0 0 -> 0xcb000001 0x00000080 +00119 add.s 0xcb000001 0xbf000001 0x00000000 0 0 -> 0xcb000002 0x00000080 +00120 add.s 0x4b400000 0x3f000000 0x00000000 0 0 -> 0x4b400000 0x00000080 +00121 add.s 0x4b400000 0x3effffff 0x00000000 0 0 -> 0x4b400000 0x00000080 +00122 add.s 0x4b400000 0x3f000001 0x00000000 0 0 -> 0x4b400001 0x00000080 +00123 add.s 0xcb400000 0xbf000000 0x00000000 0 0 -> 0xcb400000 0x00000080 +00124 add.s 0xcb400000 0xbeffffff 0x00000000 0 0 -> 0xcb400000 0x00000080 +00125 add.s 0xcb400000 0xbf000001 0x00000000 0 0 -> 0xcb400001 0x00000080 +00126 add.s 0x4b7fffff 0x3f000000 0x00000000 0 0 -> 0x4b800000 0x00000080 +00127 add.s 0x4b7fffff 0x3effffff 0x00000000 0 0 -> 0x4b7fffff 0x00000080 +00128 add.s 0x4b7fffff 0x3f000001 0x00000000 0 0 -> 0x4b800000 0x00000080 +00129 add.s 0xcb7fffff 0xbf000000 0x00000000 0 0 -> 0xcb800000 0x00000080 +00130 add.s 0xcb7fffff 0xbeffffff 0x00000000 0 0 -> 0xcb7fffff 0x00000080 +00131 add.s 0xcb7fffff 0xbf000001 0x00000000 0 0 -> 0xcb800000 0x00000080 +00132 add.s 0x4b000002 0x3f000000 0x00000000 0 0 -> 0x4b000002 0x00000080 +00133 add.s 0x4b000002 0x3effffff 0x00000000 0 0 -> 0x4b000002 0x00000080 +00134 add.s 0x4b000002 0x3f000001 0x00000000 0 0 -> 0x4b000003 0x00000080 +00135 add.s 0xcb000002 0xbf000000 0x00000000 0 0 -> 0xcb000002 0x00000080 +00136 add.s 0xcb000002 0xbeffffff 0x00000000 0 0 -> 0xcb000002 0x00000080 +00137 add.s 0xcb000002 0xbf000001 0x00000000 0 0 -> 0xcb000003 0x00000080 +00138 add.s 0x4b000003 0x3f000000 0x00000000 0 0 -> 0x4b000004 0x00000080 +00139 add.s 0x4b000003 0x3effffff 0x00000000 0 0 -> 0x4b000003 0x00000080 +00140 add.s 0x4b000003 0x3f000001 0x00000000 0 0 -> 0x4b000004 0x00000080 +00141 add.s 0xcb000003 0xbf000000 0x00000000 0 0 -> 0xcb000004 0x00000080 +00142 add.s 0xcb000003 0xbeffffff 0x00000000 0 0 -> 0xcb000003 0x00000080 +00143 add.s 0xcb000003 0xbf000001 0x00000000 0 0 -> 0xcb000004 0x00000080 +00144 add.s 0x1e000000 0x12000000 0x00000000 0 0 -> 0x1e000000 0x00000080 +00145 add.s 0x1e000000 0x11ffffff 0x00000000 0 0 -> 0x1e000000 0x00000080 +00146 add.s 0x1e000000 0x12000001 0x00000000 0 0 -> 0x1e000001 0x00000080 +00147 add.s 0x9e000000 0x92000000 0x00000000 0 0 -> 0x9e000000 0x00000080 +00148 add.s 0x9e000000 0x91ffffff 0x00000000 0 0 -> 0x9e000000 0x00000080 +00149 add.s 0x9e000000 0x92000001 0x00000000 0 0 -> 0x9e000001 0x00000080 +00150 add.s 0x1e000001 0x12000000 0x00000000 0 0 -> 0x1e000002 0x00000080 +00151 add.s 0x1e000001 0x11ffffff 0x00000000 0 0 -> 0x1e000001 0x00000080 +00152 add.s 0x1e000001 0x12000001 0x00000000 0 0 -> 0x1e000002 0x00000080 +00153 add.s 0x9e000001 0x92000000 0x00000000 0 0 -> 0x9e000002 0x00000080 +00154 add.s 0x9e000001 0x91ffffff 0x00000000 0 0 -> 0x9e000001 0x00000080 +00155 add.s 0x9e000001 0x92000001 0x00000000 0 0 -> 0x9e000002 0x00000080 +00156 add.s 0x1e400000 0x12000000 0x00000000 0 0 -> 0x1e400000 0x00000080 +00157 add.s 0x1e400000 0x11ffffff 0x00000000 0 0 -> 0x1e400000 0x00000080 +00158 add.s 0x1e400000 0x12000001 0x00000000 0 0 -> 0x1e400001 0x00000080 +00159 add.s 0x9e400000 0x92000000 0x00000000 0 0 -> 0x9e400000 0x00000080 +00160 add.s 0x9e400000 0x91ffffff 0x00000000 0 0 -> 0x9e400000 0x00000080 +00161 add.s 0x9e400000 0x92000001 0x00000000 0 0 -> 0x9e400001 0x00000080 +00162 add.s 0x1e7fffff 0x12000000 0x00000000 0 0 -> 0x1e800000 0x00000080 +00163 add.s 0x1e7fffff 0x11ffffff 0x00000000 0 0 -> 0x1e7fffff 0x00000080 +00164 add.s 0x1e7fffff 0x12000001 0x00000000 0 0 -> 0x1e800000 0x00000080 +00165 add.s 0x9e7fffff 0x92000000 0x00000000 0 0 -> 0x9e800000 0x00000080 +00166 add.s 0x9e7fffff 0x91ffffff 0x00000000 0 0 -> 0x9e7fffff 0x00000080 +00167 add.s 0x9e7fffff 0x92000001 0x00000000 0 0 -> 0x9e800000 0x00000080 +00168 add.s 0x1e000002 0x12000000 0x00000000 0 0 -> 0x1e000002 0x00000080 +00169 add.s 0x1e000002 0x11ffffff 0x00000000 0 0 -> 0x1e000002 0x00000080 +00170 add.s 0x1e000002 0x12000001 0x00000000 0 0 -> 0x1e000003 0x00000080 +00171 add.s 0x9e000002 0x92000000 0x00000000 0 0 -> 0x9e000002 0x00000080 +00172 add.s 0x9e000002 0x91ffffff 0x00000000 0 0 -> 0x9e000002 0x00000080 +00173 add.s 0x9e000002 0x92000001 0x00000000 0 0 -> 0x9e000003 0x00000080 +00174 add.s 0x1e000003 0x12000000 0x00000000 0 0 -> 0x1e000004 0x00000080 +00175 add.s 0x1e000003 0x11ffffff 0x00000000 0 0 -> 0x1e000003 0x00000080 +00176 add.s 0x1e000003 0x12000001 0x00000000 0 0 -> 0x1e000004 0x00000080 +00177 add.s 0x9e000003 0x92000000 0x00000000 0 0 -> 0x9e000004 0x00000080 +00178 add.s 0x9e000003 0x91ffffff 0x00000000 0 0 -> 0x9e000003 0x00000080 +00179 add.s 0x9e000003 0x92000001 0x00000000 0 0 -> 0x9e000004 0x00000080 +00180 add.s 0x64000000 0x58000000 0x00000000 0 0 -> 0x64000000 0x00000080 +00181 add.s 0x64000000 0x57ffffff 0x00000000 0 0 -> 0x64000000 0x00000080 +00182 add.s 0x64000000 0x58000001 0x00000000 0 0 -> 0x64000001 0x00000080 +00183 add.s 0xe4000000 0xd8000000 0x00000000 0 0 -> 0xe4000000 0x00000080 +00184 add.s 0xe4000000 0xd7ffffff 0x00000000 0 0 -> 0xe4000000 0x00000080 +00185 add.s 0xe4000000 0xd8000001 0x00000000 0 0 -> 0xe4000001 0x00000080 +00186 add.s 0x64000001 0x58000000 0x00000000 0 0 -> 0x64000002 0x00000080 +00187 add.s 0x64000001 0x57ffffff 0x00000000 0 0 -> 0x64000001 0x00000080 +00188 add.s 0x64000001 0x58000001 0x00000000 0 0 -> 0x64000002 0x00000080 +00189 add.s 0xe4000001 0xd8000000 0x00000000 0 0 -> 0xe4000002 0x00000080 +00190 add.s 0xe4000001 0xd7ffffff 0x00000000 0 0 -> 0xe4000001 0x00000080 +00191 add.s 0xe4000001 0xd8000001 0x00000000 0 0 -> 0xe4000002 0x00000080 +00192 add.s 0x64400000 0x58000000 0x00000000 0 0 -> 0x64400000 0x00000080 +00193 add.s 0x64400000 0x57ffffff 0x00000000 0 0 -> 0x64400000 0x00000080 +00194 add.s 0x64400000 0x58000001 0x00000000 0 0 -> 0x64400001 0x00000080 +00195 add.s 0xe4400000 0xd8000000 0x00000000 0 0 -> 0xe4400000 0x00000080 +00196 add.s 0xe4400000 0xd7ffffff 0x00000000 0 0 -> 0xe4400000 0x00000080 +00197 add.s 0xe4400000 0xd8000001 0x00000000 0 0 -> 0xe4400001 0x00000080 +00198 add.s 0x647fffff 0x58000000 0x00000000 0 0 -> 0x64800000 0x00000080 +00199 add.s 0x647fffff 0x57ffffff 0x00000000 0 0 -> 0x647fffff 0x00000080 +00200 add.s 0x647fffff 0x58000001 0x00000000 0 0 -> 0x64800000 0x00000080 +00201 add.s 0xe47fffff 0xd8000000 0x00000000 0 0 -> 0xe4800000 0x00000080 +00202 add.s 0xe47fffff 0xd7ffffff 0x00000000 0 0 -> 0xe47fffff 0x00000080 +00203 add.s 0xe47fffff 0xd8000001 0x00000000 0 0 -> 0xe4800000 0x00000080 +00204 add.s 0x64000002 0x58000000 0x00000000 0 0 -> 0x64000002 0x00000080 +00205 add.s 0x64000002 0x57ffffff 0x00000000 0 0 -> 0x64000002 0x00000080 +00206 add.s 0x64000002 0x58000001 0x00000000 0 0 -> 0x64000003 0x00000080 +00207 add.s 0xe4000002 0xd8000000 0x00000000 0 0 -> 0xe4000002 0x00000080 +00208 add.s 0xe4000002 0xd7ffffff 0x00000000 0 0 -> 0xe4000002 0x00000080 +00209 add.s 0xe4000002 0xd8000001 0x00000000 0 0 -> 0xe4000003 0x00000080 +00210 add.s 0x64000003 0x58000000 0x00000000 0 0 -> 0x64000004 0x00000080 +00211 add.s 0x64000003 0x57ffffff 0x00000000 0 0 -> 0x64000003 0x00000080 +00212 add.s 0x64000003 0x58000001 0x00000000 0 0 -> 0x64000004 0x00000080 +00213 add.s 0xe4000003 0xd8000000 0x00000000 0 0 -> 0xe4000004 0x00000080 +00214 add.s 0xe4000003 0xd7ffffff 0x00000000 0 0 -> 0xe4000003 0x00000080 +00215 add.s 0xe4000003 0xd8000001 0x00000000 0 0 -> 0xe4000004 0x00000080 +00216 add.s 0x3f800000 0x33800000 0x00000000 0 1 -> 0x3f800000 0x00000080 +00217 add.s 0x3f800000 0x337fffff 0x00000000 0 1 -> 0x3f800000 0x00000080 +00218 add.s 0x3f800000 0x33800001 0x00000000 0 1 -> 0x3f800000 0x00000080 +00219 add.s 0xbf800000 0xb3800000 0x00000000 0 1 -> 0xbf800000 0x00000080 +00220 add.s 0xbf800000 0xb37fffff 0x00000000 0 1 -> 0xbf800000 0x00000080 +00221 add.s 0xbf800000 0xb3800001 0x00000000 0 1 -> 0xbf800000 0x00000080 +00222 add.s 0x3f800001 0x33800000 0x00000000 0 1 -> 0x3f800001 0x00000080 +00223 add.s 0x3f800001 0x337fffff 0x00000000 0 1 -> 0x3f800001 0x00000080 +00224 add.s 0x3f800001 0x33800001 0x00000000 0 1 -> 0x3f800001 0x00000080 +00225 add.s 0xbf800001 0xb3800000 0x00000000 0 1 -> 0xbf800001 0x00000080 +00226 add.s 0xbf800001 0xb37fffff 0x00000000 0 1 -> 0xbf800001 0x00000080 +00227 add.s 0xbf800001 0xb3800001 0x00000000 0 1 -> 0xbf800001 0x00000080 +00228 add.s 0x3fc00000 0x33800000 0x00000000 0 1 -> 0x3fc00000 0x00000080 +00229 add.s 0x3fc00000 0x337fffff 0x00000000 0 1 -> 0x3fc00000 0x00000080 +00230 add.s 0x3fc00000 0x33800001 0x00000000 0 1 -> 0x3fc00000 0x00000080 +00231 add.s 0xbfc00000 0xb3800000 0x00000000 0 1 -> 0xbfc00000 0x00000080 +00232 add.s 0xbfc00000 0xb37fffff 0x00000000 0 1 -> 0xbfc00000 0x00000080 +00233 add.s 0xbfc00000 0xb3800001 0x00000000 0 1 -> 0xbfc00000 0x00000080 +00234 add.s 0x3fffffff 0x33800000 0x00000000 0 1 -> 0x3fffffff 0x00000080 +00235 add.s 0x3fffffff 0x337fffff 0x00000000 0 1 -> 0x3fffffff 0x00000080 +00236 add.s 0x3fffffff 0x33800001 0x00000000 0 1 -> 0x3fffffff 0x00000080 +00237 add.s 0xbfffffff 0xb3800000 0x00000000 0 1 -> 0xbfffffff 0x00000080 +00238 add.s 0xbfffffff 0xb37fffff 0x00000000 0 1 -> 0xbfffffff 0x00000080 +00239 add.s 0xbfffffff 0xb3800001 0x00000000 0 1 -> 0xbfffffff 0x00000080 +00240 add.s 0x3f800002 0x33800000 0x00000000 0 1 -> 0x3f800002 0x00000080 +00241 add.s 0x3f800002 0x337fffff 0x00000000 0 1 -> 0x3f800002 0x00000080 +00242 add.s 0x3f800002 0x33800001 0x00000000 0 1 -> 0x3f800002 0x00000080 +00243 add.s 0xbf800002 0xb3800000 0x00000000 0 1 -> 0xbf800002 0x00000080 +00244 add.s 0xbf800002 0xb37fffff 0x00000000 0 1 -> 0xbf800002 0x00000080 +00245 add.s 0xbf800002 0xb3800001 0x00000000 0 1 -> 0xbf800002 0x00000080 +00246 add.s 0x3f800003 0x33800000 0x00000000 0 1 -> 0x3f800003 0x00000080 +00247 add.s 0x3f800003 0x337fffff 0x00000000 0 1 -> 0x3f800003 0x00000080 +00248 add.s 0x3f800003 0x33800001 0x00000000 0 1 -> 0x3f800003 0x00000080 +00249 add.s 0xbf800003 0xb3800000 0x00000000 0 1 -> 0xbf800003 0x00000080 +00250 add.s 0xbf800003 0xb37fffff 0x00000000 0 1 -> 0xbf800003 0x00000080 +00251 add.s 0xbf800003 0xb3800001 0x00000000 0 1 -> 0xbf800003 0x00000080 +00252 add.s 0x41000000 0x35000000 0x00000000 0 1 -> 0x41000000 0x00000080 +00253 add.s 0x41000000 0x34ffffff 0x00000000 0 1 -> 0x41000000 0x00000080 +00254 add.s 0x41000000 0x35000001 0x00000000 0 1 -> 0x41000000 0x00000080 +00255 add.s 0xc1000000 0xb5000000 0x00000000 0 1 -> 0xc1000000 0x00000080 +00256 add.s 0xc1000000 0xb4ffffff 0x00000000 0 1 -> 0xc1000000 0x00000080 +00257 add.s 0xc1000000 0xb5000001 0x00000000 0 1 -> 0xc1000000 0x00000080 +00258 add.s 0x41000001 0x35000000 0x00000000 0 1 -> 0x41000001 0x00000080 +00259 add.s 0x41000001 0x34ffffff 0x00000000 0 1 -> 0x41000001 0x00000080 +00260 add.s 0x41000001 0x35000001 0x00000000 0 1 -> 0x41000001 0x00000080 +00261 add.s 0xc1000001 0xb5000000 0x00000000 0 1 -> 0xc1000001 0x00000080 +00262 add.s 0xc1000001 0xb4ffffff 0x00000000 0 1 -> 0xc1000001 0x00000080 +00263 add.s 0xc1000001 0xb5000001 0x00000000 0 1 -> 0xc1000001 0x00000080 +00264 add.s 0x41400000 0x35000000 0x00000000 0 1 -> 0x41400000 0x00000080 +00265 add.s 0x41400000 0x34ffffff 0x00000000 0 1 -> 0x41400000 0x00000080 +00266 add.s 0x41400000 0x35000001 0x00000000 0 1 -> 0x41400000 0x00000080 +00267 add.s 0xc1400000 0xb5000000 0x00000000 0 1 -> 0xc1400000 0x00000080 +00268 add.s 0xc1400000 0xb4ffffff 0x00000000 0 1 -> 0xc1400000 0x00000080 +00269 add.s 0xc1400000 0xb5000001 0x00000000 0 1 -> 0xc1400000 0x00000080 +00270 add.s 0x417fffff 0x35000000 0x00000000 0 1 -> 0x417fffff 0x00000080 +00271 add.s 0x417fffff 0x34ffffff 0x00000000 0 1 -> 0x417fffff 0x00000080 +00272 add.s 0x417fffff 0x35000001 0x00000000 0 1 -> 0x417fffff 0x00000080 +00273 add.s 0xc17fffff 0xb5000000 0x00000000 0 1 -> 0xc17fffff 0x00000080 +00274 add.s 0xc17fffff 0xb4ffffff 0x00000000 0 1 -> 0xc17fffff 0x00000080 +00275 add.s 0xc17fffff 0xb5000001 0x00000000 0 1 -> 0xc17fffff 0x00000080 +00276 add.s 0x41000002 0x35000000 0x00000000 0 1 -> 0x41000002 0x00000080 +00277 add.s 0x41000002 0x34ffffff 0x00000000 0 1 -> 0x41000002 0x00000080 +00278 add.s 0x41000002 0x35000001 0x00000000 0 1 -> 0x41000002 0x00000080 +00279 add.s 0xc1000002 0xb5000000 0x00000000 0 1 -> 0xc1000002 0x00000080 +00280 add.s 0xc1000002 0xb4ffffff 0x00000000 0 1 -> 0xc1000002 0x00000080 +00281 add.s 0xc1000002 0xb5000001 0x00000000 0 1 -> 0xc1000002 0x00000080 +00282 add.s 0x41000003 0x35000000 0x00000000 0 1 -> 0x41000003 0x00000080 +00283 add.s 0x41000003 0x34ffffff 0x00000000 0 1 -> 0x41000003 0x00000080 +00284 add.s 0x41000003 0x35000001 0x00000000 0 1 -> 0x41000003 0x00000080 +00285 add.s 0xc1000003 0xb5000000 0x00000000 0 1 -> 0xc1000003 0x00000080 +00286 add.s 0xc1000003 0xb4ffffff 0x00000000 0 1 -> 0xc1000003 0x00000080 +00287 add.s 0xc1000003 0xb5000001 0x00000000 0 1 -> 0xc1000003 0x00000080 +00288 add.s 0x32000000 0x26000000 0x00000000 0 1 -> 0x32000000 0x00000080 +00289 add.s 0x32000000 0x25ffffff 0x00000000 0 1 -> 0x32000000 0x00000080 +00290 add.s 0x32000000 0x26000001 0x00000000 0 1 -> 0x32000000 0x00000080 +00291 add.s 0xb2000000 0xa6000000 0x00000000 0 1 -> 0xb2000000 0x00000080 +00292 add.s 0xb2000000 0xa5ffffff 0x00000000 0 1 -> 0xb2000000 0x00000080 +00293 add.s 0xb2000000 0xa6000001 0x00000000 0 1 -> 0xb2000000 0x00000080 +00294 add.s 0x32000001 0x26000000 0x00000000 0 1 -> 0x32000001 0x00000080 +00295 add.s 0x32000001 0x25ffffff 0x00000000 0 1 -> 0x32000001 0x00000080 +00296 add.s 0x32000001 0x26000001 0x00000000 0 1 -> 0x32000001 0x00000080 +00297 add.s 0xb2000001 0xa6000000 0x00000000 0 1 -> 0xb2000001 0x00000080 +00298 add.s 0xb2000001 0xa5ffffff 0x00000000 0 1 -> 0xb2000001 0x00000080 +00299 add.s 0xb2000001 0xa6000001 0x00000000 0 1 -> 0xb2000001 0x00000080 +00300 add.s 0x32400000 0x26000000 0x00000000 0 1 -> 0x32400000 0x00000080 +00301 add.s 0x32400000 0x25ffffff 0x00000000 0 1 -> 0x32400000 0x00000080 +00302 add.s 0x32400000 0x26000001 0x00000000 0 1 -> 0x32400000 0x00000080 +00303 add.s 0xb2400000 0xa6000000 0x00000000 0 1 -> 0xb2400000 0x00000080 +00304 add.s 0xb2400000 0xa5ffffff 0x00000000 0 1 -> 0xb2400000 0x00000080 +00305 add.s 0xb2400000 0xa6000001 0x00000000 0 1 -> 0xb2400000 0x00000080 +00306 add.s 0x327fffff 0x26000000 0x00000000 0 1 -> 0x327fffff 0x00000080 +00307 add.s 0x327fffff 0x25ffffff 0x00000000 0 1 -> 0x327fffff 0x00000080 +00308 add.s 0x327fffff 0x26000001 0x00000000 0 1 -> 0x327fffff 0x00000080 +00309 add.s 0xb27fffff 0xa6000000 0x00000000 0 1 -> 0xb27fffff 0x00000080 +00310 add.s 0xb27fffff 0xa5ffffff 0x00000000 0 1 -> 0xb27fffff 0x00000080 +00311 add.s 0xb27fffff 0xa6000001 0x00000000 0 1 -> 0xb27fffff 0x00000080 +00312 add.s 0x32000002 0x26000000 0x00000000 0 1 -> 0x32000002 0x00000080 +00313 add.s 0x32000002 0x25ffffff 0x00000000 0 1 -> 0x32000002 0x00000080 +00314 add.s 0x32000002 0x26000001 0x00000000 0 1 -> 0x32000002 0x00000080 +00315 add.s 0xb2000002 0xa6000000 0x00000000 0 1 -> 0xb2000002 0x00000080 +00316 add.s 0xb2000002 0xa5ffffff 0x00000000 0 1 -> 0xb2000002 0x00000080 +00317 add.s 0xb2000002 0xa6000001 0x00000000 0 1 -> 0xb2000002 0x00000080 +00318 add.s 0x32000003 0x26000000 0x00000000 0 1 -> 0x32000003 0x00000080 +00319 add.s 0x32000003 0x25ffffff 0x00000000 0 1 -> 0x32000003 0x00000080 +00320 add.s 0x32000003 0x26000001 0x00000000 0 1 -> 0x32000003 0x00000080 +00321 add.s 0xb2000003 0xa6000000 0x00000000 0 1 -> 0xb2000003 0x00000080 +00322 add.s 0xb2000003 0xa5ffffff 0x00000000 0 1 -> 0xb2000003 0x00000080 +00323 add.s 0xb2000003 0xa6000001 0x00000000 0 1 -> 0xb2000003 0x00000080 +00324 add.s 0x4b000000 0x3f000000 0x00000000 0 1 -> 0x4b000000 0x00000080 +00325 add.s 0x4b000000 0x3effffff 0x00000000 0 1 -> 0x4b000000 0x00000080 +00326 add.s 0x4b000000 0x3f000001 0x00000000 0 1 -> 0x4b000000 0x00000080 +00327 add.s 0xcb000000 0xbf000000 0x00000000 0 1 -> 0xcb000000 0x00000080 +00328 add.s 0xcb000000 0xbeffffff 0x00000000 0 1 -> 0xcb000000 0x00000080 +00329 add.s 0xcb000000 0xbf000001 0x00000000 0 1 -> 0xcb000000 0x00000080 +00330 add.s 0x4b000001 0x3f000000 0x00000000 0 1 -> 0x4b000001 0x00000080 +00331 add.s 0x4b000001 0x3effffff 0x00000000 0 1 -> 0x4b000001 0x00000080 +00332 add.s 0x4b000001 0x3f000001 0x00000000 0 1 -> 0x4b000001 0x00000080 +00333 add.s 0xcb000001 0xbf000000 0x00000000 0 1 -> 0xcb000001 0x00000080 +00334 add.s 0xcb000001 0xbeffffff 0x00000000 0 1 -> 0xcb000001 0x00000080 +00335 add.s 0xcb000001 0xbf000001 0x00000000 0 1 -> 0xcb000001 0x00000080 +00336 add.s 0x4b400000 0x3f000000 0x00000000 0 1 -> 0x4b400000 0x00000080 +00337 add.s 0x4b400000 0x3effffff 0x00000000 0 1 -> 0x4b400000 0x00000080 +00338 add.s 0x4b400000 0x3f000001 0x00000000 0 1 -> 0x4b400000 0x00000080 +00339 add.s 0xcb400000 0xbf000000 0x00000000 0 1 -> 0xcb400000 0x00000080 +00340 add.s 0xcb400000 0xbeffffff 0x00000000 0 1 -> 0xcb400000 0x00000080 +00341 add.s 0xcb400000 0xbf000001 0x00000000 0 1 -> 0xcb400000 0x00000080 +00342 add.s 0x4b7fffff 0x3f000000 0x00000000 0 1 -> 0x4b7fffff 0x00000080 +00343 add.s 0x4b7fffff 0x3effffff 0x00000000 0 1 -> 0x4b7fffff 0x00000080 +00344 add.s 0x4b7fffff 0x3f000001 0x00000000 0 1 -> 0x4b7fffff 0x00000080 +00345 add.s 0xcb7fffff 0xbf000000 0x00000000 0 1 -> 0xcb7fffff 0x00000080 +00346 add.s 0xcb7fffff 0xbeffffff 0x00000000 0 1 -> 0xcb7fffff 0x00000080 +00347 add.s 0xcb7fffff 0xbf000001 0x00000000 0 1 -> 0xcb7fffff 0x00000080 +00348 add.s 0x4b000002 0x3f000000 0x00000000 0 1 -> 0x4b000002 0x00000080 +00349 add.s 0x4b000002 0x3effffff 0x00000000 0 1 -> 0x4b000002 0x00000080 +00350 add.s 0x4b000002 0x3f000001 0x00000000 0 1 -> 0x4b000002 0x00000080 +00351 add.s 0xcb000002 0xbf000000 0x00000000 0 1 -> 0xcb000002 0x00000080 +00352 add.s 0xcb000002 0xbeffffff 0x00000000 0 1 -> 0xcb000002 0x00000080 +00353 add.s 0xcb000002 0xbf000001 0x00000000 0 1 -> 0xcb000002 0x00000080 +00354 add.s 0x4b000003 0x3f000000 0x00000000 0 1 -> 0x4b000003 0x00000080 +00355 add.s 0x4b000003 0x3effffff 0x00000000 0 1 -> 0x4b000003 0x00000080 +00356 add.s 0x4b000003 0x3f000001 0x00000000 0 1 -> 0x4b000003 0x00000080 +00357 add.s 0xcb000003 0xbf000000 0x00000000 0 1 -> 0xcb000003 0x00000080 +00358 add.s 0xcb000003 0xbeffffff 0x00000000 0 1 -> 0xcb000003 0x00000080 +00359 add.s 0xcb000003 0xbf000001 0x00000000 0 1 -> 0xcb000003 0x00000080 +00360 add.s 0x1e000000 0x12000000 0x00000000 0 1 -> 0x1e000000 0x00000080 +00361 add.s 0x1e000000 0x11ffffff 0x00000000 0 1 -> 0x1e000000 0x00000080 +00362 add.s 0x1e000000 0x12000001 0x00000000 0 1 -> 0x1e000000 0x00000080 +00363 add.s 0x9e000000 0x92000000 0x00000000 0 1 -> 0x9e000000 0x00000080 +00364 add.s 0x9e000000 0x91ffffff 0x00000000 0 1 -> 0x9e000000 0x00000080 +00365 add.s 0x9e000000 0x92000001 0x00000000 0 1 -> 0x9e000000 0x00000080 +00366 add.s 0x1e000001 0x12000000 0x00000000 0 1 -> 0x1e000001 0x00000080 +00367 add.s 0x1e000001 0x11ffffff 0x00000000 0 1 -> 0x1e000001 0x00000080 +00368 add.s 0x1e000001 0x12000001 0x00000000 0 1 -> 0x1e000001 0x00000080 +00369 add.s 0x9e000001 0x92000000 0x00000000 0 1 -> 0x9e000001 0x00000080 +00370 add.s 0x9e000001 0x91ffffff 0x00000000 0 1 -> 0x9e000001 0x00000080 +00371 add.s 0x9e000001 0x92000001 0x00000000 0 1 -> 0x9e000001 0x00000080 +00372 add.s 0x1e400000 0x12000000 0x00000000 0 1 -> 0x1e400000 0x00000080 +00373 add.s 0x1e400000 0x11ffffff 0x00000000 0 1 -> 0x1e400000 0x00000080 +00374 add.s 0x1e400000 0x12000001 0x00000000 0 1 -> 0x1e400000 0x00000080 +00375 add.s 0x9e400000 0x92000000 0x00000000 0 1 -> 0x9e400000 0x00000080 +00376 add.s 0x9e400000 0x91ffffff 0x00000000 0 1 -> 0x9e400000 0x00000080 +00377 add.s 0x9e400000 0x92000001 0x00000000 0 1 -> 0x9e400000 0x00000080 +00378 add.s 0x1e7fffff 0x12000000 0x00000000 0 1 -> 0x1e7fffff 0x00000080 +00379 add.s 0x1e7fffff 0x11ffffff 0x00000000 0 1 -> 0x1e7fffff 0x00000080 +00380 add.s 0x1e7fffff 0x12000001 0x00000000 0 1 -> 0x1e7fffff 0x00000080 +00381 add.s 0x9e7fffff 0x92000000 0x00000000 0 1 -> 0x9e7fffff 0x00000080 +00382 add.s 0x9e7fffff 0x91ffffff 0x00000000 0 1 -> 0x9e7fffff 0x00000080 +00383 add.s 0x9e7fffff 0x92000001 0x00000000 0 1 -> 0x9e7fffff 0x00000080 +00384 add.s 0x1e000002 0x12000000 0x00000000 0 1 -> 0x1e000002 0x00000080 +00385 add.s 0x1e000002 0x11ffffff 0x00000000 0 1 -> 0x1e000002 0x00000080 +00386 add.s 0x1e000002 0x12000001 0x00000000 0 1 -> 0x1e000002 0x00000080 +00387 add.s 0x9e000002 0x92000000 0x00000000 0 1 -> 0x9e000002 0x00000080 +00388 add.s 0x9e000002 0x91ffffff 0x00000000 0 1 -> 0x9e000002 0x00000080 +00389 add.s 0x9e000002 0x92000001 0x00000000 0 1 -> 0x9e000002 0x00000080 +00390 add.s 0x1e000003 0x12000000 0x00000000 0 1 -> 0x1e000003 0x00000080 +00391 add.s 0x1e000003 0x11ffffff 0x00000000 0 1 -> 0x1e000003 0x00000080 +00392 add.s 0x1e000003 0x12000001 0x00000000 0 1 -> 0x1e000003 0x00000080 +00393 add.s 0x9e000003 0x92000000 0x00000000 0 1 -> 0x9e000003 0x00000080 +00394 add.s 0x9e000003 0x91ffffff 0x00000000 0 1 -> 0x9e000003 0x00000080 +00395 add.s 0x9e000003 0x92000001 0x00000000 0 1 -> 0x9e000003 0x00000080 +00396 add.s 0x64000000 0x58000000 0x00000000 0 1 -> 0x64000000 0x00000080 +00397 add.s 0x64000000 0x57ffffff 0x00000000 0 1 -> 0x64000000 0x00000080 +00398 add.s 0x64000000 0x58000001 0x00000000 0 1 -> 0x64000000 0x00000080 +00399 add.s 0xe4000000 0xd8000000 0x00000000 0 1 -> 0xe4000000 0x00000080 +00400 add.s 0xe4000000 0xd7ffffff 0x00000000 0 1 -> 0xe4000000 0x00000080 +00401 add.s 0xe4000000 0xd8000001 0x00000000 0 1 -> 0xe4000000 0x00000080 +00402 add.s 0x64000001 0x58000000 0x00000000 0 1 -> 0x64000001 0x00000080 +00403 add.s 0x64000001 0x57ffffff 0x00000000 0 1 -> 0x64000001 0x00000080 +00404 add.s 0x64000001 0x58000001 0x00000000 0 1 -> 0x64000001 0x00000080 +00405 add.s 0xe4000001 0xd8000000 0x00000000 0 1 -> 0xe4000001 0x00000080 +00406 add.s 0xe4000001 0xd7ffffff 0x00000000 0 1 -> 0xe4000001 0x00000080 +00407 add.s 0xe4000001 0xd8000001 0x00000000 0 1 -> 0xe4000001 0x00000080 +00408 add.s 0x64400000 0x58000000 0x00000000 0 1 -> 0x64400000 0x00000080 +00409 add.s 0x64400000 0x57ffffff 0x00000000 0 1 -> 0x64400000 0x00000080 +00410 add.s 0x64400000 0x58000001 0x00000000 0 1 -> 0x64400000 0x00000080 +00411 add.s 0xe4400000 0xd8000000 0x00000000 0 1 -> 0xe4400000 0x00000080 +00412 add.s 0xe4400000 0xd7ffffff 0x00000000 0 1 -> 0xe4400000 0x00000080 +00413 add.s 0xe4400000 0xd8000001 0x00000000 0 1 -> 0xe4400000 0x00000080 +00414 add.s 0x647fffff 0x58000000 0x00000000 0 1 -> 0x647fffff 0x00000080 +00415 add.s 0x647fffff 0x57ffffff 0x00000000 0 1 -> 0x647fffff 0x00000080 +00416 add.s 0x647fffff 0x58000001 0x00000000 0 1 -> 0x647fffff 0x00000080 +00417 add.s 0xe47fffff 0xd8000000 0x00000000 0 1 -> 0xe47fffff 0x00000080 +00418 add.s 0xe47fffff 0xd7ffffff 0x00000000 0 1 -> 0xe47fffff 0x00000080 +00419 add.s 0xe47fffff 0xd8000001 0x00000000 0 1 -> 0xe47fffff 0x00000080 +00420 add.s 0x64000002 0x58000000 0x00000000 0 1 -> 0x64000002 0x00000080 +00421 add.s 0x64000002 0x57ffffff 0x00000000 0 1 -> 0x64000002 0x00000080 +00422 add.s 0x64000002 0x58000001 0x00000000 0 1 -> 0x64000002 0x00000080 +00423 add.s 0xe4000002 0xd8000000 0x00000000 0 1 -> 0xe4000002 0x00000080 +00424 add.s 0xe4000002 0xd7ffffff 0x00000000 0 1 -> 0xe4000002 0x00000080 +00425 add.s 0xe4000002 0xd8000001 0x00000000 0 1 -> 0xe4000002 0x00000080 +00426 add.s 0x64000003 0x58000000 0x00000000 0 1 -> 0x64000003 0x00000080 +00427 add.s 0x64000003 0x57ffffff 0x00000000 0 1 -> 0x64000003 0x00000080 +00428 add.s 0x64000003 0x58000001 0x00000000 0 1 -> 0x64000003 0x00000080 +00429 add.s 0xe4000003 0xd8000000 0x00000000 0 1 -> 0xe4000003 0x00000080 +00430 add.s 0xe4000003 0xd7ffffff 0x00000000 0 1 -> 0xe4000003 0x00000080 +00431 add.s 0xe4000003 0xd8000001 0x00000000 0 1 -> 0xe4000003 0x00000080 +00432 add.s 0x3f800000 0x33800000 0x00000000 0 2 -> 0x3f800001 0x00000080 +00433 add.s 0x3f800000 0x337fffff 0x00000000 0 2 -> 0x3f800001 0x00000080 +00434 add.s 0x3f800000 0x33800001 0x00000000 0 2 -> 0x3f800001 0x00000080 +00435 add.s 0xbf800000 0xb3800000 0x00000000 0 2 -> 0xbf800000 0x00000080 +00436 add.s 0xbf800000 0xb37fffff 0x00000000 0 2 -> 0xbf800000 0x00000080 +00437 add.s 0xbf800000 0xb3800001 0x00000000 0 2 -> 0xbf800000 0x00000080 +00438 add.s 0x3f800001 0x33800000 0x00000000 0 2 -> 0x3f800002 0x00000080 +00439 add.s 0x3f800001 0x337fffff 0x00000000 0 2 -> 0x3f800002 0x00000080 +00440 add.s 0x3f800001 0x33800001 0x00000000 0 2 -> 0x3f800002 0x00000080 +00441 add.s 0xbf800001 0xb3800000 0x00000000 0 2 -> 0xbf800001 0x00000080 +00442 add.s 0xbf800001 0xb37fffff 0x00000000 0 2 -> 0xbf800001 0x00000080 +00443 add.s 0xbf800001 0xb3800001 0x00000000 0 2 -> 0xbf800001 0x00000080 +00444 add.s 0x3fc00000 0x33800000 0x00000000 0 2 -> 0x3fc00001 0x00000080 +00445 add.s 0x3fc00000 0x337fffff 0x00000000 0 2 -> 0x3fc00001 0x00000080 +00446 add.s 0x3fc00000 0x33800001 0x00000000 0 2 -> 0x3fc00001 0x00000080 +00447 add.s 0xbfc00000 0xb3800000 0x00000000 0 2 -> 0xbfc00000 0x00000080 +00448 add.s 0xbfc00000 0xb37fffff 0x00000000 0 2 -> 0xbfc00000 0x00000080 +00449 add.s 0xbfc00000 0xb3800001 0x00000000 0 2 -> 0xbfc00000 0x00000080 +00450 add.s 0x3fffffff 0x33800000 0x00000000 0 2 -> 0x40000000 0x00000080 +00451 add.s 0x3fffffff 0x337fffff 0x00000000 0 2 -> 0x40000000 0x00000080 +00452 add.s 0x3fffffff 0x33800001 0x00000000 0 2 -> 0x40000000 0x00000080 +00453 add.s 0xbfffffff 0xb3800000 0x00000000 0 2 -> 0xbfffffff 0x00000080 +00454 add.s 0xbfffffff 0xb37fffff 0x00000000 0 2 -> 0xbfffffff 0x00000080 +00455 add.s 0xbfffffff 0xb3800001 0x00000000 0 2 -> 0xbfffffff 0x00000080 +00456 add.s 0x3f800002 0x33800000 0x00000000 0 2 -> 0x3f800003 0x00000080 +00457 add.s 0x3f800002 0x337fffff 0x00000000 0 2 -> 0x3f800003 0x00000080 +00458 add.s 0x3f800002 0x33800001 0x00000000 0 2 -> 0x3f800003 0x00000080 +00459 add.s 0xbf800002 0xb3800000 0x00000000 0 2 -> 0xbf800002 0x00000080 +00460 add.s 0xbf800002 0xb37fffff 0x00000000 0 2 -> 0xbf800002 0x00000080 +00461 add.s 0xbf800002 0xb3800001 0x00000000 0 2 -> 0xbf800002 0x00000080 +00462 add.s 0x3f800003 0x33800000 0x00000000 0 2 -> 0x3f800004 0x00000080 +00463 add.s 0x3f800003 0x337fffff 0x00000000 0 2 -> 0x3f800004 0x00000080 +00464 add.s 0x3f800003 0x33800001 0x00000000 0 2 -> 0x3f800004 0x00000080 +00465 add.s 0xbf800003 0xb3800000 0x00000000 0 2 -> 0xbf800003 0x00000080 +00466 add.s 0xbf800003 0xb37fffff 0x00000000 0 2 -> 0xbf800003 0x00000080 +00467 add.s 0xbf800003 0xb3800001 0x00000000 0 2 -> 0xbf800003 0x00000080 +00468 add.s 0x41000000 0x35000000 0x00000000 0 2 -> 0x41000001 0x00000080 +00469 add.s 0x41000000 0x34ffffff 0x00000000 0 2 -> 0x41000001 0x00000080 +00470 add.s 0x41000000 0x35000001 0x00000000 0 2 -> 0x41000001 0x00000080 +00471 add.s 0xc1000000 0xb5000000 0x00000000 0 2 -> 0xc1000000 0x00000080 +00472 add.s 0xc1000000 0xb4ffffff 0x00000000 0 2 -> 0xc1000000 0x00000080 +00473 add.s 0xc1000000 0xb5000001 0x00000000 0 2 -> 0xc1000000 0x00000080 +00474 add.s 0x41000001 0x35000000 0x00000000 0 2 -> 0x41000002 0x00000080 +00475 add.s 0x41000001 0x34ffffff 0x00000000 0 2 -> 0x41000002 0x00000080 +00476 add.s 0x41000001 0x35000001 0x00000000 0 2 -> 0x41000002 0x00000080 +00477 add.s 0xc1000001 0xb5000000 0x00000000 0 2 -> 0xc1000001 0x00000080 +00478 add.s 0xc1000001 0xb4ffffff 0x00000000 0 2 -> 0xc1000001 0x00000080 +00479 add.s 0xc1000001 0xb5000001 0x00000000 0 2 -> 0xc1000001 0x00000080 +00480 add.s 0x41400000 0x35000000 0x00000000 0 2 -> 0x41400001 0x00000080 +00481 add.s 0x41400000 0x34ffffff 0x00000000 0 2 -> 0x41400001 0x00000080 +00482 add.s 0x41400000 0x35000001 0x00000000 0 2 -> 0x41400001 0x00000080 +00483 add.s 0xc1400000 0xb5000000 0x00000000 0 2 -> 0xc1400000 0x00000080 +00484 add.s 0xc1400000 0xb4ffffff 0x00000000 0 2 -> 0xc1400000 0x00000080 +00485 add.s 0xc1400000 0xb5000001 0x00000000 0 2 -> 0xc1400000 0x00000080 +00486 add.s 0x417fffff 0x35000000 0x00000000 0 2 -> 0x41800000 0x00000080 +00487 add.s 0x417fffff 0x34ffffff 0x00000000 0 2 -> 0x41800000 0x00000080 +00488 add.s 0x417fffff 0x35000001 0x00000000 0 2 -> 0x41800000 0x00000080 +00489 add.s 0xc17fffff 0xb5000000 0x00000000 0 2 -> 0xc17fffff 0x00000080 +00490 add.s 0xc17fffff 0xb4ffffff 0x00000000 0 2 -> 0xc17fffff 0x00000080 +00491 add.s 0xc17fffff 0xb5000001 0x00000000 0 2 -> 0xc17fffff 0x00000080 +00492 add.s 0x41000002 0x35000000 0x00000000 0 2 -> 0x41000003 0x00000080 +00493 add.s 0x41000002 0x34ffffff 0x00000000 0 2 -> 0x41000003 0x00000080 +00494 add.s 0x41000002 0x35000001 0x00000000 0 2 -> 0x41000003 0x00000080 +00495 add.s 0xc1000002 0xb5000000 0x00000000 0 2 -> 0xc1000002 0x00000080 +00496 add.s 0xc1000002 0xb4ffffff 0x00000000 0 2 -> 0xc1000002 0x00000080 +00497 add.s 0xc1000002 0xb5000001 0x00000000 0 2 -> 0xc1000002 0x00000080 +00498 add.s 0x41000003 0x35000000 0x00000000 0 2 -> 0x41000004 0x00000080 +00499 add.s 0x41000003 0x34ffffff 0x00000000 0 2 -> 0x41000004 0x00000080 +00500 add.s 0x41000003 0x35000001 0x00000000 0 2 -> 0x41000004 0x00000080 +00501 add.s 0xc1000003 0xb5000000 0x00000000 0 2 -> 0xc1000003 0x00000080 +00502 add.s 0xc1000003 0xb4ffffff 0x00000000 0 2 -> 0xc1000003 0x00000080 +00503 add.s 0xc1000003 0xb5000001 0x00000000 0 2 -> 0xc1000003 0x00000080 +00504 add.s 0x32000000 0x26000000 0x00000000 0 2 -> 0x32000001 0x00000080 +00505 add.s 0x32000000 0x25ffffff 0x00000000 0 2 -> 0x32000001 0x00000080 +00506 add.s 0x32000000 0x26000001 0x00000000 0 2 -> 0x32000001 0x00000080 +00507 add.s 0xb2000000 0xa6000000 0x00000000 0 2 -> 0xb2000000 0x00000080 +00508 add.s 0xb2000000 0xa5ffffff 0x00000000 0 2 -> 0xb2000000 0x00000080 +00509 add.s 0xb2000000 0xa6000001 0x00000000 0 2 -> 0xb2000000 0x00000080 +00510 add.s 0x32000001 0x26000000 0x00000000 0 2 -> 0x32000002 0x00000080 +00511 add.s 0x32000001 0x25ffffff 0x00000000 0 2 -> 0x32000002 0x00000080 +00512 add.s 0x32000001 0x26000001 0x00000000 0 2 -> 0x32000002 0x00000080 +00513 add.s 0xb2000001 0xa6000000 0x00000000 0 2 -> 0xb2000001 0x00000080 +00514 add.s 0xb2000001 0xa5ffffff 0x00000000 0 2 -> 0xb2000001 0x00000080 +00515 add.s 0xb2000001 0xa6000001 0x00000000 0 2 -> 0xb2000001 0x00000080 +00516 add.s 0x32400000 0x26000000 0x00000000 0 2 -> 0x32400001 0x00000080 +00517 add.s 0x32400000 0x25ffffff 0x00000000 0 2 -> 0x32400001 0x00000080 +00518 add.s 0x32400000 0x26000001 0x00000000 0 2 -> 0x32400001 0x00000080 +00519 add.s 0xb2400000 0xa6000000 0x00000000 0 2 -> 0xb2400000 0x00000080 +00520 add.s 0xb2400000 0xa5ffffff 0x00000000 0 2 -> 0xb2400000 0x00000080 +00521 add.s 0xb2400000 0xa6000001 0x00000000 0 2 -> 0xb2400000 0x00000080 +00522 add.s 0x327fffff 0x26000000 0x00000000 0 2 -> 0x32800000 0x00000080 +00523 add.s 0x327fffff 0x25ffffff 0x00000000 0 2 -> 0x32800000 0x00000080 +00524 add.s 0x327fffff 0x26000001 0x00000000 0 2 -> 0x32800000 0x00000080 +00525 add.s 0xb27fffff 0xa6000000 0x00000000 0 2 -> 0xb27fffff 0x00000080 +00526 add.s 0xb27fffff 0xa5ffffff 0x00000000 0 2 -> 0xb27fffff 0x00000080 +00527 add.s 0xb27fffff 0xa6000001 0x00000000 0 2 -> 0xb27fffff 0x00000080 +00528 add.s 0x32000002 0x26000000 0x00000000 0 2 -> 0x32000003 0x00000080 +00529 add.s 0x32000002 0x25ffffff 0x00000000 0 2 -> 0x32000003 0x00000080 +00530 add.s 0x32000002 0x26000001 0x00000000 0 2 -> 0x32000003 0x00000080 +00531 add.s 0xb2000002 0xa6000000 0x00000000 0 2 -> 0xb2000002 0x00000080 +00532 add.s 0xb2000002 0xa5ffffff 0x00000000 0 2 -> 0xb2000002 0x00000080 +00533 add.s 0xb2000002 0xa6000001 0x00000000 0 2 -> 0xb2000002 0x00000080 +00534 add.s 0x32000003 0x26000000 0x00000000 0 2 -> 0x32000004 0x00000080 +00535 add.s 0x32000003 0x25ffffff 0x00000000 0 2 -> 0x32000004 0x00000080 +00536 add.s 0x32000003 0x26000001 0x00000000 0 2 -> 0x32000004 0x00000080 +00537 add.s 0xb2000003 0xa6000000 0x00000000 0 2 -> 0xb2000003 0x00000080 +00538 add.s 0xb2000003 0xa5ffffff 0x00000000 0 2 -> 0xb2000003 0x00000080 +00539 add.s 0xb2000003 0xa6000001 0x00000000 0 2 -> 0xb2000003 0x00000080 +00540 add.s 0x4b000000 0x3f000000 0x00000000 0 2 -> 0x4b000001 0x00000080 +00541 add.s 0x4b000000 0x3effffff 0x00000000 0 2 -> 0x4b000001 0x00000080 +00542 add.s 0x4b000000 0x3f000001 0x00000000 0 2 -> 0x4b000001 0x00000080 +00543 add.s 0xcb000000 0xbf000000 0x00000000 0 2 -> 0xcb000000 0x00000080 +00544 add.s 0xcb000000 0xbeffffff 0x00000000 0 2 -> 0xcb000000 0x00000080 +00545 add.s 0xcb000000 0xbf000001 0x00000000 0 2 -> 0xcb000000 0x00000080 +00546 add.s 0x4b000001 0x3f000000 0x00000000 0 2 -> 0x4b000002 0x00000080 +00547 add.s 0x4b000001 0x3effffff 0x00000000 0 2 -> 0x4b000002 0x00000080 +00548 add.s 0x4b000001 0x3f000001 0x00000000 0 2 -> 0x4b000002 0x00000080 +00549 add.s 0xcb000001 0xbf000000 0x00000000 0 2 -> 0xcb000001 0x00000080 +00550 add.s 0xcb000001 0xbeffffff 0x00000000 0 2 -> 0xcb000001 0x00000080 +00551 add.s 0xcb000001 0xbf000001 0x00000000 0 2 -> 0xcb000001 0x00000080 +00552 add.s 0x4b400000 0x3f000000 0x00000000 0 2 -> 0x4b400001 0x00000080 +00553 add.s 0x4b400000 0x3effffff 0x00000000 0 2 -> 0x4b400001 0x00000080 +00554 add.s 0x4b400000 0x3f000001 0x00000000 0 2 -> 0x4b400001 0x00000080 +00555 add.s 0xcb400000 0xbf000000 0x00000000 0 2 -> 0xcb400000 0x00000080 +00556 add.s 0xcb400000 0xbeffffff 0x00000000 0 2 -> 0xcb400000 0x00000080 +00557 add.s 0xcb400000 0xbf000001 0x00000000 0 2 -> 0xcb400000 0x00000080 +00558 add.s 0x4b7fffff 0x3f000000 0x00000000 0 2 -> 0x4b800000 0x00000080 +00559 add.s 0x4b7fffff 0x3effffff 0x00000000 0 2 -> 0x4b800000 0x00000080 +00560 add.s 0x4b7fffff 0x3f000001 0x00000000 0 2 -> 0x4b800000 0x00000080 +00561 add.s 0xcb7fffff 0xbf000000 0x00000000 0 2 -> 0xcb7fffff 0x00000080 +00562 add.s 0xcb7fffff 0xbeffffff 0x00000000 0 2 -> 0xcb7fffff 0x00000080 +00563 add.s 0xcb7fffff 0xbf000001 0x00000000 0 2 -> 0xcb7fffff 0x00000080 +00564 add.s 0x4b000002 0x3f000000 0x00000000 0 2 -> 0x4b000003 0x00000080 +00565 add.s 0x4b000002 0x3effffff 0x00000000 0 2 -> 0x4b000003 0x00000080 +00566 add.s 0x4b000002 0x3f000001 0x00000000 0 2 -> 0x4b000003 0x00000080 +00567 add.s 0xcb000002 0xbf000000 0x00000000 0 2 -> 0xcb000002 0x00000080 +00568 add.s 0xcb000002 0xbeffffff 0x00000000 0 2 -> 0xcb000002 0x00000080 +00569 add.s 0xcb000002 0xbf000001 0x00000000 0 2 -> 0xcb000002 0x00000080 +00570 add.s 0x4b000003 0x3f000000 0x00000000 0 2 -> 0x4b000004 0x00000080 +00571 add.s 0x4b000003 0x3effffff 0x00000000 0 2 -> 0x4b000004 0x00000080 +00572 add.s 0x4b000003 0x3f000001 0x00000000 0 2 -> 0x4b000004 0x00000080 +00573 add.s 0xcb000003 0xbf000000 0x00000000 0 2 -> 0xcb000003 0x00000080 +00574 add.s 0xcb000003 0xbeffffff 0x00000000 0 2 -> 0xcb000003 0x00000080 +00575 add.s 0xcb000003 0xbf000001 0x00000000 0 2 -> 0xcb000003 0x00000080 +00576 add.s 0x1e000000 0x12000000 0x00000000 0 2 -> 0x1e000001 0x00000080 +00577 add.s 0x1e000000 0x11ffffff 0x00000000 0 2 -> 0x1e000001 0x00000080 +00578 add.s 0x1e000000 0x12000001 0x00000000 0 2 -> 0x1e000001 0x00000080 +00579 add.s 0x9e000000 0x92000000 0x00000000 0 2 -> 0x9e000000 0x00000080 +00580 add.s 0x9e000000 0x91ffffff 0x00000000 0 2 -> 0x9e000000 0x00000080 +00581 add.s 0x9e000000 0x92000001 0x00000000 0 2 -> 0x9e000000 0x00000080 +00582 add.s 0x1e000001 0x12000000 0x00000000 0 2 -> 0x1e000002 0x00000080 +00583 add.s 0x1e000001 0x11ffffff 0x00000000 0 2 -> 0x1e000002 0x00000080 +00584 add.s 0x1e000001 0x12000001 0x00000000 0 2 -> 0x1e000002 0x00000080 +00585 add.s 0x9e000001 0x92000000 0x00000000 0 2 -> 0x9e000001 0x00000080 +00586 add.s 0x9e000001 0x91ffffff 0x00000000 0 2 -> 0x9e000001 0x00000080 +00587 add.s 0x9e000001 0x92000001 0x00000000 0 2 -> 0x9e000001 0x00000080 +00588 add.s 0x1e400000 0x12000000 0x00000000 0 2 -> 0x1e400001 0x00000080 +00589 add.s 0x1e400000 0x11ffffff 0x00000000 0 2 -> 0x1e400001 0x00000080 +00590 add.s 0x1e400000 0x12000001 0x00000000 0 2 -> 0x1e400001 0x00000080 +00591 add.s 0x9e400000 0x92000000 0x00000000 0 2 -> 0x9e400000 0x00000080 +00592 add.s 0x9e400000 0x91ffffff 0x00000000 0 2 -> 0x9e400000 0x00000080 +00593 add.s 0x9e400000 0x92000001 0x00000000 0 2 -> 0x9e400000 0x00000080 +00594 add.s 0x1e7fffff 0x12000000 0x00000000 0 2 -> 0x1e800000 0x00000080 +00595 add.s 0x1e7fffff 0x11ffffff 0x00000000 0 2 -> 0x1e800000 0x00000080 +00596 add.s 0x1e7fffff 0x12000001 0x00000000 0 2 -> 0x1e800000 0x00000080 +00597 add.s 0x9e7fffff 0x92000000 0x00000000 0 2 -> 0x9e7fffff 0x00000080 +00598 add.s 0x9e7fffff 0x91ffffff 0x00000000 0 2 -> 0x9e7fffff 0x00000080 +00599 add.s 0x9e7fffff 0x92000001 0x00000000 0 2 -> 0x9e7fffff 0x00000080 +00600 add.s 0x1e000002 0x12000000 0x00000000 0 2 -> 0x1e000003 0x00000080 +00601 add.s 0x1e000002 0x11ffffff 0x00000000 0 2 -> 0x1e000003 0x00000080 +00602 add.s 0x1e000002 0x12000001 0x00000000 0 2 -> 0x1e000003 0x00000080 +00603 add.s 0x9e000002 0x92000000 0x00000000 0 2 -> 0x9e000002 0x00000080 +00604 add.s 0x9e000002 0x91ffffff 0x00000000 0 2 -> 0x9e000002 0x00000080 +00605 add.s 0x9e000002 0x92000001 0x00000000 0 2 -> 0x9e000002 0x00000080 +00606 add.s 0x1e000003 0x12000000 0x00000000 0 2 -> 0x1e000004 0x00000080 +00607 add.s 0x1e000003 0x11ffffff 0x00000000 0 2 -> 0x1e000004 0x00000080 +00608 add.s 0x1e000003 0x12000001 0x00000000 0 2 -> 0x1e000004 0x00000080 +00609 add.s 0x9e000003 0x92000000 0x00000000 0 2 -> 0x9e000003 0x00000080 +00610 add.s 0x9e000003 0x91ffffff 0x00000000 0 2 -> 0x9e000003 0x00000080 +00611 add.s 0x9e000003 0x92000001 0x00000000 0 2 -> 0x9e000003 0x00000080 +00612 add.s 0x64000000 0x58000000 0x00000000 0 2 -> 0x64000001 0x00000080 +00613 add.s 0x64000000 0x57ffffff 0x00000000 0 2 -> 0x64000001 0x00000080 +00614 add.s 0x64000000 0x58000001 0x00000000 0 2 -> 0x64000001 0x00000080 +00615 add.s 0xe4000000 0xd8000000 0x00000000 0 2 -> 0xe4000000 0x00000080 +00616 add.s 0xe4000000 0xd7ffffff 0x00000000 0 2 -> 0xe4000000 0x00000080 +00617 add.s 0xe4000000 0xd8000001 0x00000000 0 2 -> 0xe4000000 0x00000080 +00618 add.s 0x64000001 0x58000000 0x00000000 0 2 -> 0x64000002 0x00000080 +00619 add.s 0x64000001 0x57ffffff 0x00000000 0 2 -> 0x64000002 0x00000080 +00620 add.s 0x64000001 0x58000001 0x00000000 0 2 -> 0x64000002 0x00000080 +00621 add.s 0xe4000001 0xd8000000 0x00000000 0 2 -> 0xe4000001 0x00000080 +00622 add.s 0xe4000001 0xd7ffffff 0x00000000 0 2 -> 0xe4000001 0x00000080 +00623 add.s 0xe4000001 0xd8000001 0x00000000 0 2 -> 0xe4000001 0x00000080 +00624 add.s 0x64400000 0x58000000 0x00000000 0 2 -> 0x64400001 0x00000080 +00625 add.s 0x64400000 0x57ffffff 0x00000000 0 2 -> 0x64400001 0x00000080 +00626 add.s 0x64400000 0x58000001 0x00000000 0 2 -> 0x64400001 0x00000080 +00627 add.s 0xe4400000 0xd8000000 0x00000000 0 2 -> 0xe4400000 0x00000080 +00628 add.s 0xe4400000 0xd7ffffff 0x00000000 0 2 -> 0xe4400000 0x00000080 +00629 add.s 0xe4400000 0xd8000001 0x00000000 0 2 -> 0xe4400000 0x00000080 +00630 add.s 0x647fffff 0x58000000 0x00000000 0 2 -> 0x64800000 0x00000080 +00631 add.s 0x647fffff 0x57ffffff 0x00000000 0 2 -> 0x64800000 0x00000080 +00632 add.s 0x647fffff 0x58000001 0x00000000 0 2 -> 0x64800000 0x00000080 +00633 add.s 0xe47fffff 0xd8000000 0x00000000 0 2 -> 0xe47fffff 0x00000080 +00634 add.s 0xe47fffff 0xd7ffffff 0x00000000 0 2 -> 0xe47fffff 0x00000080 +00635 add.s 0xe47fffff 0xd8000001 0x00000000 0 2 -> 0xe47fffff 0x00000080 +00636 add.s 0x64000002 0x58000000 0x00000000 0 2 -> 0x64000003 0x00000080 +00637 add.s 0x64000002 0x57ffffff 0x00000000 0 2 -> 0x64000003 0x00000080 +00638 add.s 0x64000002 0x58000001 0x00000000 0 2 -> 0x64000003 0x00000080 +00639 add.s 0xe4000002 0xd8000000 0x00000000 0 2 -> 0xe4000002 0x00000080 +00640 add.s 0xe4000002 0xd7ffffff 0x00000000 0 2 -> 0xe4000002 0x00000080 +00641 add.s 0xe4000002 0xd8000001 0x00000000 0 2 -> 0xe4000002 0x00000080 +00642 add.s 0x64000003 0x58000000 0x00000000 0 2 -> 0x64000004 0x00000080 +00643 add.s 0x64000003 0x57ffffff 0x00000000 0 2 -> 0x64000004 0x00000080 +00644 add.s 0x64000003 0x58000001 0x00000000 0 2 -> 0x64000004 0x00000080 +00645 add.s 0xe4000003 0xd8000000 0x00000000 0 2 -> 0xe4000003 0x00000080 +00646 add.s 0xe4000003 0xd7ffffff 0x00000000 0 2 -> 0xe4000003 0x00000080 +00647 add.s 0xe4000003 0xd8000001 0x00000000 0 2 -> 0xe4000003 0x00000080 +00648 add.s 0x3f800000 0x33800000 0x00000000 0 3 -> 0x3f800000 0x00000080 +00649 add.s 0x3f800000 0x337fffff 0x00000000 0 3 -> 0x3f800000 0x00000080 +00650 add.s 0x3f800000 0x33800001 0x00000000 0 3 -> 0x3f800000 0x00000080 +00651 add.s 0xbf800000 0xb3800000 0x00000000 0 3 -> 0xbf800001 0x00000080 +00652 add.s 0xbf800000 0xb37fffff 0x00000000 0 3 -> 0xbf800001 0x00000080 +00653 add.s 0xbf800000 0xb3800001 0x00000000 0 3 -> 0xbf800001 0x00000080 +00654 add.s 0x3f800001 0x33800000 0x00000000 0 3 -> 0x3f800001 0x00000080 +00655 add.s 0x3f800001 0x337fffff 0x00000000 0 3 -> 0x3f800001 0x00000080 +00656 add.s 0x3f800001 0x33800001 0x00000000 0 3 -> 0x3f800001 0x00000080 +00657 add.s 0xbf800001 0xb3800000 0x00000000 0 3 -> 0xbf800002 0x00000080 +00658 add.s 0xbf800001 0xb37fffff 0x00000000 0 3 -> 0xbf800002 0x00000080 +00659 add.s 0xbf800001 0xb3800001 0x00000000 0 3 -> 0xbf800002 0x00000080 +00660 add.s 0x3fc00000 0x33800000 0x00000000 0 3 -> 0x3fc00000 0x00000080 +00661 add.s 0x3fc00000 0x337fffff 0x00000000 0 3 -> 0x3fc00000 0x00000080 +00662 add.s 0x3fc00000 0x33800001 0x00000000 0 3 -> 0x3fc00000 0x00000080 +00663 add.s 0xbfc00000 0xb3800000 0x00000000 0 3 -> 0xbfc00001 0x00000080 +00664 add.s 0xbfc00000 0xb37fffff 0x00000000 0 3 -> 0xbfc00001 0x00000080 +00665 add.s 0xbfc00000 0xb3800001 0x00000000 0 3 -> 0xbfc00001 0x00000080 +00666 add.s 0x3fffffff 0x33800000 0x00000000 0 3 -> 0x3fffffff 0x00000080 +00667 add.s 0x3fffffff 0x337fffff 0x00000000 0 3 -> 0x3fffffff 0x00000080 +00668 add.s 0x3fffffff 0x33800001 0x00000000 0 3 -> 0x3fffffff 0x00000080 +00669 add.s 0xbfffffff 0xb3800000 0x00000000 0 3 -> 0xc0000000 0x00000080 +00670 add.s 0xbfffffff 0xb37fffff 0x00000000 0 3 -> 0xc0000000 0x00000080 +00671 add.s 0xbfffffff 0xb3800001 0x00000000 0 3 -> 0xc0000000 0x00000080 +00672 add.s 0x3f800002 0x33800000 0x00000000 0 3 -> 0x3f800002 0x00000080 +00673 add.s 0x3f800002 0x337fffff 0x00000000 0 3 -> 0x3f800002 0x00000080 +00674 add.s 0x3f800002 0x33800001 0x00000000 0 3 -> 0x3f800002 0x00000080 +00675 add.s 0xbf800002 0xb3800000 0x00000000 0 3 -> 0xbf800003 0x00000080 +00676 add.s 0xbf800002 0xb37fffff 0x00000000 0 3 -> 0xbf800003 0x00000080 +00677 add.s 0xbf800002 0xb3800001 0x00000000 0 3 -> 0xbf800003 0x00000080 +00678 add.s 0x3f800003 0x33800000 0x00000000 0 3 -> 0x3f800003 0x00000080 +00679 add.s 0x3f800003 0x337fffff 0x00000000 0 3 -> 0x3f800003 0x00000080 +00680 add.s 0x3f800003 0x33800001 0x00000000 0 3 -> 0x3f800003 0x00000080 +00681 add.s 0xbf800003 0xb3800000 0x00000000 0 3 -> 0xbf800004 0x00000080 +00682 add.s 0xbf800003 0xb37fffff 0x00000000 0 3 -> 0xbf800004 0x00000080 +00683 add.s 0xbf800003 0xb3800001 0x00000000 0 3 -> 0xbf800004 0x00000080 +00684 add.s 0x41000000 0x35000000 0x00000000 0 3 -> 0x41000000 0x00000080 +00685 add.s 0x41000000 0x34ffffff 0x00000000 0 3 -> 0x41000000 0x00000080 +00686 add.s 0x41000000 0x35000001 0x00000000 0 3 -> 0x41000000 0x00000080 +00687 add.s 0xc1000000 0xb5000000 0x00000000 0 3 -> 0xc1000001 0x00000080 +00688 add.s 0xc1000000 0xb4ffffff 0x00000000 0 3 -> 0xc1000001 0x00000080 +00689 add.s 0xc1000000 0xb5000001 0x00000000 0 3 -> 0xc1000001 0x00000080 +00690 add.s 0x41000001 0x35000000 0x00000000 0 3 -> 0x41000001 0x00000080 +00691 add.s 0x41000001 0x34ffffff 0x00000000 0 3 -> 0x41000001 0x00000080 +00692 add.s 0x41000001 0x35000001 0x00000000 0 3 -> 0x41000001 0x00000080 +00693 add.s 0xc1000001 0xb5000000 0x00000000 0 3 -> 0xc1000002 0x00000080 +00694 add.s 0xc1000001 0xb4ffffff 0x00000000 0 3 -> 0xc1000002 0x00000080 +00695 add.s 0xc1000001 0xb5000001 0x00000000 0 3 -> 0xc1000002 0x00000080 +00696 add.s 0x41400000 0x35000000 0x00000000 0 3 -> 0x41400000 0x00000080 +00697 add.s 0x41400000 0x34ffffff 0x00000000 0 3 -> 0x41400000 0x00000080 +00698 add.s 0x41400000 0x35000001 0x00000000 0 3 -> 0x41400000 0x00000080 +00699 add.s 0xc1400000 0xb5000000 0x00000000 0 3 -> 0xc1400001 0x00000080 +00700 add.s 0xc1400000 0xb4ffffff 0x00000000 0 3 -> 0xc1400001 0x00000080 +00701 add.s 0xc1400000 0xb5000001 0x00000000 0 3 -> 0xc1400001 0x00000080 +00702 add.s 0x417fffff 0x35000000 0x00000000 0 3 -> 0x417fffff 0x00000080 +00703 add.s 0x417fffff 0x34ffffff 0x00000000 0 3 -> 0x417fffff 0x00000080 +00704 add.s 0x417fffff 0x35000001 0x00000000 0 3 -> 0x417fffff 0x00000080 +00705 add.s 0xc17fffff 0xb5000000 0x00000000 0 3 -> 0xc1800000 0x00000080 +00706 add.s 0xc17fffff 0xb4ffffff 0x00000000 0 3 -> 0xc1800000 0x00000080 +00707 add.s 0xc17fffff 0xb5000001 0x00000000 0 3 -> 0xc1800000 0x00000080 +00708 add.s 0x41000002 0x35000000 0x00000000 0 3 -> 0x41000002 0x00000080 +00709 add.s 0x41000002 0x34ffffff 0x00000000 0 3 -> 0x41000002 0x00000080 +00710 add.s 0x41000002 0x35000001 0x00000000 0 3 -> 0x41000002 0x00000080 +00711 add.s 0xc1000002 0xb5000000 0x00000000 0 3 -> 0xc1000003 0x00000080 +00712 add.s 0xc1000002 0xb4ffffff 0x00000000 0 3 -> 0xc1000003 0x00000080 +00713 add.s 0xc1000002 0xb5000001 0x00000000 0 3 -> 0xc1000003 0x00000080 +00714 add.s 0x41000003 0x35000000 0x00000000 0 3 -> 0x41000003 0x00000080 +00715 add.s 0x41000003 0x34ffffff 0x00000000 0 3 -> 0x41000003 0x00000080 +00716 add.s 0x41000003 0x35000001 0x00000000 0 3 -> 0x41000003 0x00000080 +00717 add.s 0xc1000003 0xb5000000 0x00000000 0 3 -> 0xc1000004 0x00000080 +00718 add.s 0xc1000003 0xb4ffffff 0x00000000 0 3 -> 0xc1000004 0x00000080 +00719 add.s 0xc1000003 0xb5000001 0x00000000 0 3 -> 0xc1000004 0x00000080 +00720 add.s 0x32000000 0x26000000 0x00000000 0 3 -> 0x32000000 0x00000080 +00721 add.s 0x32000000 0x25ffffff 0x00000000 0 3 -> 0x32000000 0x00000080 +00722 add.s 0x32000000 0x26000001 0x00000000 0 3 -> 0x32000000 0x00000080 +00723 add.s 0xb2000000 0xa6000000 0x00000000 0 3 -> 0xb2000001 0x00000080 +00724 add.s 0xb2000000 0xa5ffffff 0x00000000 0 3 -> 0xb2000001 0x00000080 +00725 add.s 0xb2000000 0xa6000001 0x00000000 0 3 -> 0xb2000001 0x00000080 +00726 add.s 0x32000001 0x26000000 0x00000000 0 3 -> 0x32000001 0x00000080 +00727 add.s 0x32000001 0x25ffffff 0x00000000 0 3 -> 0x32000001 0x00000080 +00728 add.s 0x32000001 0x26000001 0x00000000 0 3 -> 0x32000001 0x00000080 +00729 add.s 0xb2000001 0xa6000000 0x00000000 0 3 -> 0xb2000002 0x00000080 +00730 add.s 0xb2000001 0xa5ffffff 0x00000000 0 3 -> 0xb2000002 0x00000080 +00731 add.s 0xb2000001 0xa6000001 0x00000000 0 3 -> 0xb2000002 0x00000080 +00732 add.s 0x32400000 0x26000000 0x00000000 0 3 -> 0x32400000 0x00000080 +00733 add.s 0x32400000 0x25ffffff 0x00000000 0 3 -> 0x32400000 0x00000080 +00734 add.s 0x32400000 0x26000001 0x00000000 0 3 -> 0x32400000 0x00000080 +00735 add.s 0xb2400000 0xa6000000 0x00000000 0 3 -> 0xb2400001 0x00000080 +00736 add.s 0xb2400000 0xa5ffffff 0x00000000 0 3 -> 0xb2400001 0x00000080 +00737 add.s 0xb2400000 0xa6000001 0x00000000 0 3 -> 0xb2400001 0x00000080 +00738 add.s 0x327fffff 0x26000000 0x00000000 0 3 -> 0x327fffff 0x00000080 +00739 add.s 0x327fffff 0x25ffffff 0x00000000 0 3 -> 0x327fffff 0x00000080 +00740 add.s 0x327fffff 0x26000001 0x00000000 0 3 -> 0x327fffff 0x00000080 +00741 add.s 0xb27fffff 0xa6000000 0x00000000 0 3 -> 0xb2800000 0x00000080 +00742 add.s 0xb27fffff 0xa5ffffff 0x00000000 0 3 -> 0xb2800000 0x00000080 +00743 add.s 0xb27fffff 0xa6000001 0x00000000 0 3 -> 0xb2800000 0x00000080 +00744 add.s 0x32000002 0x26000000 0x00000000 0 3 -> 0x32000002 0x00000080 +00745 add.s 0x32000002 0x25ffffff 0x00000000 0 3 -> 0x32000002 0x00000080 +00746 add.s 0x32000002 0x26000001 0x00000000 0 3 -> 0x32000002 0x00000080 +00747 add.s 0xb2000002 0xa6000000 0x00000000 0 3 -> 0xb2000003 0x00000080 +00748 add.s 0xb2000002 0xa5ffffff 0x00000000 0 3 -> 0xb2000003 0x00000080 +00749 add.s 0xb2000002 0xa6000001 0x00000000 0 3 -> 0xb2000003 0x00000080 +00750 add.s 0x32000003 0x26000000 0x00000000 0 3 -> 0x32000003 0x00000080 +00751 add.s 0x32000003 0x25ffffff 0x00000000 0 3 -> 0x32000003 0x00000080 +00752 add.s 0x32000003 0x26000001 0x00000000 0 3 -> 0x32000003 0x00000080 +00753 add.s 0xb2000003 0xa6000000 0x00000000 0 3 -> 0xb2000004 0x00000080 +00754 add.s 0xb2000003 0xa5ffffff 0x00000000 0 3 -> 0xb2000004 0x00000080 +00755 add.s 0xb2000003 0xa6000001 0x00000000 0 3 -> 0xb2000004 0x00000080 +00756 add.s 0x4b000000 0x3f000000 0x00000000 0 3 -> 0x4b000000 0x00000080 +00757 add.s 0x4b000000 0x3effffff 0x00000000 0 3 -> 0x4b000000 0x00000080 +00758 add.s 0x4b000000 0x3f000001 0x00000000 0 3 -> 0x4b000000 0x00000080 +00759 add.s 0xcb000000 0xbf000000 0x00000000 0 3 -> 0xcb000001 0x00000080 +00760 add.s 0xcb000000 0xbeffffff 0x00000000 0 3 -> 0xcb000001 0x00000080 +00761 add.s 0xcb000000 0xbf000001 0x00000000 0 3 -> 0xcb000001 0x00000080 +00762 add.s 0x4b000001 0x3f000000 0x00000000 0 3 -> 0x4b000001 0x00000080 +00763 add.s 0x4b000001 0x3effffff 0x00000000 0 3 -> 0x4b000001 0x00000080 +00764 add.s 0x4b000001 0x3f000001 0x00000000 0 3 -> 0x4b000001 0x00000080 +00765 add.s 0xcb000001 0xbf000000 0x00000000 0 3 -> 0xcb000002 0x00000080 +00766 add.s 0xcb000001 0xbeffffff 0x00000000 0 3 -> 0xcb000002 0x00000080 +00767 add.s 0xcb000001 0xbf000001 0x00000000 0 3 -> 0xcb000002 0x00000080 +00768 add.s 0x4b400000 0x3f000000 0x00000000 0 3 -> 0x4b400000 0x00000080 +00769 add.s 0x4b400000 0x3effffff 0x00000000 0 3 -> 0x4b400000 0x00000080 +00770 add.s 0x4b400000 0x3f000001 0x00000000 0 3 -> 0x4b400000 0x00000080 +00771 add.s 0xcb400000 0xbf000000 0x00000000 0 3 -> 0xcb400001 0x00000080 +00772 add.s 0xcb400000 0xbeffffff 0x00000000 0 3 -> 0xcb400001 0x00000080 +00773 add.s 0xcb400000 0xbf000001 0x00000000 0 3 -> 0xcb400001 0x00000080 +00774 add.s 0x4b7fffff 0x3f000000 0x00000000 0 3 -> 0x4b7fffff 0x00000080 +00775 add.s 0x4b7fffff 0x3effffff 0x00000000 0 3 -> 0x4b7fffff 0x00000080 +00776 add.s 0x4b7fffff 0x3f000001 0x00000000 0 3 -> 0x4b7fffff 0x00000080 +00777 add.s 0xcb7fffff 0xbf000000 0x00000000 0 3 -> 0xcb800000 0x00000080 +00778 add.s 0xcb7fffff 0xbeffffff 0x00000000 0 3 -> 0xcb800000 0x00000080 +00779 add.s 0xcb7fffff 0xbf000001 0x00000000 0 3 -> 0xcb800000 0x00000080 +00780 add.s 0x4b000002 0x3f000000 0x00000000 0 3 -> 0x4b000002 0x00000080 +00781 add.s 0x4b000002 0x3effffff 0x00000000 0 3 -> 0x4b000002 0x00000080 +00782 add.s 0x4b000002 0x3f000001 0x00000000 0 3 -> 0x4b000002 0x00000080 +00783 add.s 0xcb000002 0xbf000000 0x00000000 0 3 -> 0xcb000003 0x00000080 +00784 add.s 0xcb000002 0xbeffffff 0x00000000 0 3 -> 0xcb000003 0x00000080 +00785 add.s 0xcb000002 0xbf000001 0x00000000 0 3 -> 0xcb000003 0x00000080 +00786 add.s 0x4b000003 0x3f000000 0x00000000 0 3 -> 0x4b000003 0x00000080 +00787 add.s 0x4b000003 0x3effffff 0x00000000 0 3 -> 0x4b000003 0x00000080 +00788 add.s 0x4b000003 0x3f000001 0x00000000 0 3 -> 0x4b000003 0x00000080 +00789 add.s 0xcb000003 0xbf000000 0x00000000 0 3 -> 0xcb000004 0x00000080 +00790 add.s 0xcb000003 0xbeffffff 0x00000000 0 3 -> 0xcb000004 0x00000080 +00791 add.s 0xcb000003 0xbf000001 0x00000000 0 3 -> 0xcb000004 0x00000080 +00792 add.s 0x1e000000 0x12000000 0x00000000 0 3 -> 0x1e000000 0x00000080 +00793 add.s 0x1e000000 0x11ffffff 0x00000000 0 3 -> 0x1e000000 0x00000080 +00794 add.s 0x1e000000 0x12000001 0x00000000 0 3 -> 0x1e000000 0x00000080 +00795 add.s 0x9e000000 0x92000000 0x00000000 0 3 -> 0x9e000001 0x00000080 +00796 add.s 0x9e000000 0x91ffffff 0x00000000 0 3 -> 0x9e000001 0x00000080 +00797 add.s 0x9e000000 0x92000001 0x00000000 0 3 -> 0x9e000001 0x00000080 +00798 add.s 0x1e000001 0x12000000 0x00000000 0 3 -> 0x1e000001 0x00000080 +00799 add.s 0x1e000001 0x11ffffff 0x00000000 0 3 -> 0x1e000001 0x00000080 +00800 add.s 0x1e000001 0x12000001 0x00000000 0 3 -> 0x1e000001 0x00000080 +00801 add.s 0x9e000001 0x92000000 0x00000000 0 3 -> 0x9e000002 0x00000080 +00802 add.s 0x9e000001 0x91ffffff 0x00000000 0 3 -> 0x9e000002 0x00000080 +00803 add.s 0x9e000001 0x92000001 0x00000000 0 3 -> 0x9e000002 0x00000080 +00804 add.s 0x1e400000 0x12000000 0x00000000 0 3 -> 0x1e400000 0x00000080 +00805 add.s 0x1e400000 0x11ffffff 0x00000000 0 3 -> 0x1e400000 0x00000080 +00806 add.s 0x1e400000 0x12000001 0x00000000 0 3 -> 0x1e400000 0x00000080 +00807 add.s 0x9e400000 0x92000000 0x00000000 0 3 -> 0x9e400001 0x00000080 +00808 add.s 0x9e400000 0x91ffffff 0x00000000 0 3 -> 0x9e400001 0x00000080 +00809 add.s 0x9e400000 0x92000001 0x00000000 0 3 -> 0x9e400001 0x00000080 +00810 add.s 0x1e7fffff 0x12000000 0x00000000 0 3 -> 0x1e7fffff 0x00000080 +00811 add.s 0x1e7fffff 0x11ffffff 0x00000000 0 3 -> 0x1e7fffff 0x00000080 +00812 add.s 0x1e7fffff 0x12000001 0x00000000 0 3 -> 0x1e7fffff 0x00000080 +00813 add.s 0x9e7fffff 0x92000000 0x00000000 0 3 -> 0x9e800000 0x00000080 +00814 add.s 0x9e7fffff 0x91ffffff 0x00000000 0 3 -> 0x9e800000 0x00000080 +00815 add.s 0x9e7fffff 0x92000001 0x00000000 0 3 -> 0x9e800000 0x00000080 +00816 add.s 0x1e000002 0x12000000 0x00000000 0 3 -> 0x1e000002 0x00000080 +00817 add.s 0x1e000002 0x11ffffff 0x00000000 0 3 -> 0x1e000002 0x00000080 +00818 add.s 0x1e000002 0x12000001 0x00000000 0 3 -> 0x1e000002 0x00000080 +00819 add.s 0x9e000002 0x92000000 0x00000000 0 3 -> 0x9e000003 0x00000080 +00820 add.s 0x9e000002 0x91ffffff 0x00000000 0 3 -> 0x9e000003 0x00000080 +00821 add.s 0x9e000002 0x92000001 0x00000000 0 3 -> 0x9e000003 0x00000080 +00822 add.s 0x1e000003 0x12000000 0x00000000 0 3 -> 0x1e000003 0x00000080 +00823 add.s 0x1e000003 0x11ffffff 0x00000000 0 3 -> 0x1e000003 0x00000080 +00824 add.s 0x1e000003 0x12000001 0x00000000 0 3 -> 0x1e000003 0x00000080 +00825 add.s 0x9e000003 0x92000000 0x00000000 0 3 -> 0x9e000004 0x00000080 +00826 add.s 0x9e000003 0x91ffffff 0x00000000 0 3 -> 0x9e000004 0x00000080 +00827 add.s 0x9e000003 0x92000001 0x00000000 0 3 -> 0x9e000004 0x00000080 +00828 add.s 0x64000000 0x58000000 0x00000000 0 3 -> 0x64000000 0x00000080 +00829 add.s 0x64000000 0x57ffffff 0x00000000 0 3 -> 0x64000000 0x00000080 +00830 add.s 0x64000000 0x58000001 0x00000000 0 3 -> 0x64000000 0x00000080 +00831 add.s 0xe4000000 0xd8000000 0x00000000 0 3 -> 0xe4000001 0x00000080 +00832 add.s 0xe4000000 0xd7ffffff 0x00000000 0 3 -> 0xe4000001 0x00000080 +00833 add.s 0xe4000000 0xd8000001 0x00000000 0 3 -> 0xe4000001 0x00000080 +00834 add.s 0x64000001 0x58000000 0x00000000 0 3 -> 0x64000001 0x00000080 +00835 add.s 0x64000001 0x57ffffff 0x00000000 0 3 -> 0x64000001 0x00000080 +00836 add.s 0x64000001 0x58000001 0x00000000 0 3 -> 0x64000001 0x00000080 +00837 add.s 0xe4000001 0xd8000000 0x00000000 0 3 -> 0xe4000002 0x00000080 +00838 add.s 0xe4000001 0xd7ffffff 0x00000000 0 3 -> 0xe4000002 0x00000080 +00839 add.s 0xe4000001 0xd8000001 0x00000000 0 3 -> 0xe4000002 0x00000080 +00840 add.s 0x64400000 0x58000000 0x00000000 0 3 -> 0x64400000 0x00000080 +00841 add.s 0x64400000 0x57ffffff 0x00000000 0 3 -> 0x64400000 0x00000080 +00842 add.s 0x64400000 0x58000001 0x00000000 0 3 -> 0x64400000 0x00000080 +00843 add.s 0xe4400000 0xd8000000 0x00000000 0 3 -> 0xe4400001 0x00000080 +00844 add.s 0xe4400000 0xd7ffffff 0x00000000 0 3 -> 0xe4400001 0x00000080 +00845 add.s 0xe4400000 0xd8000001 0x00000000 0 3 -> 0xe4400001 0x00000080 +00846 add.s 0x647fffff 0x58000000 0x00000000 0 3 -> 0x647fffff 0x00000080 +00847 add.s 0x647fffff 0x57ffffff 0x00000000 0 3 -> 0x647fffff 0x00000080 +00848 add.s 0x647fffff 0x58000001 0x00000000 0 3 -> 0x647fffff 0x00000080 +00849 add.s 0xe47fffff 0xd8000000 0x00000000 0 3 -> 0xe4800000 0x00000080 +00850 add.s 0xe47fffff 0xd7ffffff 0x00000000 0 3 -> 0xe4800000 0x00000080 +00851 add.s 0xe47fffff 0xd8000001 0x00000000 0 3 -> 0xe4800000 0x00000080 +00852 add.s 0x64000002 0x58000000 0x00000000 0 3 -> 0x64000002 0x00000080 +00853 add.s 0x64000002 0x57ffffff 0x00000000 0 3 -> 0x64000002 0x00000080 +00854 add.s 0x64000002 0x58000001 0x00000000 0 3 -> 0x64000002 0x00000080 +00855 add.s 0xe4000002 0xd8000000 0x00000000 0 3 -> 0xe4000003 0x00000080 +00856 add.s 0xe4000002 0xd7ffffff 0x00000000 0 3 -> 0xe4000003 0x00000080 +00857 add.s 0xe4000002 0xd8000001 0x00000000 0 3 -> 0xe4000003 0x00000080 +00858 add.s 0x64000003 0x58000000 0x00000000 0 3 -> 0x64000003 0x00000080 +00859 add.s 0x64000003 0x57ffffff 0x00000000 0 3 -> 0x64000003 0x00000080 +00860 add.s 0x64000003 0x58000001 0x00000000 0 3 -> 0x64000003 0x00000080 +00861 add.s 0xe4000003 0xd8000000 0x00000000 0 3 -> 0xe4000004 0x00000080 +00862 add.s 0xe4000003 0xd7ffffff 0x00000000 0 3 -> 0xe4000004 0x00000080 +00863 add.s 0xe4000003 0xd8000001 0x00000000 0 3 -> 0xe4000004 0x00000080 +00864 sub.s 0x3f800000 0x33800000 0x00000000 0 0 -> 0x3f7fffff 0x00000000 +00865 sub.s 0x3f800000 0x337fffff 0x00000000 0 0 -> 0x3f7fffff 0x00000080 +00866 sub.s 0x3f800000 0x33800001 0x00000000 0 0 -> 0x3f7fffff 0x00000080 +00867 sub.s 0xbf800000 0xb3800000 0x00000000 0 0 -> 0xbf7fffff 0x00000000 +00868 sub.s 0xbf800000 0xb37fffff 0x00000000 0 0 -> 0xbf7fffff 0x00000080 +00869 sub.s 0xbf800000 0xb3800001 0x00000000 0 0 -> 0xbf7fffff 0x00000080 +00870 sub.s 0x3f800001 0x33800000 0x00000000 0 0 -> 0x3f800000 0x00000080 +00871 sub.s 0x3f800001 0x337fffff 0x00000000 0 0 -> 0x3f800001 0x00000080 +00872 sub.s 0x3f800001 0x33800001 0x00000000 0 0 -> 0x3f800000 0x00000080 +00873 sub.s 0xbf800001 0xb3800000 0x00000000 0 0 -> 0xbf800000 0x00000080 +00874 sub.s 0xbf800001 0xb37fffff 0x00000000 0 0 -> 0xbf800001 0x00000080 +00875 sub.s 0xbf800001 0xb3800001 0x00000000 0 0 -> 0xbf800000 0x00000080 +00876 sub.s 0x3fc00000 0x33800000 0x00000000 0 0 -> 0x3fc00000 0x00000080 +00877 sub.s 0x3fc00000 0x337fffff 0x00000000 0 0 -> 0x3fc00000 0x00000080 +00878 sub.s 0x3fc00000 0x33800001 0x00000000 0 0 -> 0x3fbfffff 0x00000080 +00879 sub.s 0xbfc00000 0xb3800000 0x00000000 0 0 -> 0xbfc00000 0x00000080 +00880 sub.s 0xbfc00000 0xb37fffff 0x00000000 0 0 -> 0xbfc00000 0x00000080 +00881 sub.s 0xbfc00000 0xb3800001 0x00000000 0 0 -> 0xbfbfffff 0x00000080 +00882 sub.s 0x3fffffff 0x33800000 0x00000000 0 0 -> 0x3ffffffe 0x00000080 +00883 sub.s 0x3fffffff 0x337fffff 0x00000000 0 0 -> 0x3fffffff 0x00000080 +00884 sub.s 0x3fffffff 0x33800001 0x00000000 0 0 -> 0x3ffffffe 0x00000080 +00885 sub.s 0xbfffffff 0xb3800000 0x00000000 0 0 -> 0xbffffffe 0x00000080 +00886 sub.s 0xbfffffff 0xb37fffff 0x00000000 0 0 -> 0xbfffffff 0x00000080 +00887 sub.s 0xbfffffff 0xb3800001 0x00000000 0 0 -> 0xbffffffe 0x00000080 +00888 sub.s 0x3f800002 0x33800000 0x00000000 0 0 -> 0x3f800002 0x00000080 +00889 sub.s 0x3f800002 0x337fffff 0x00000000 0 0 -> 0x3f800002 0x00000080 +00890 sub.s 0x3f800002 0x33800001 0x00000000 0 0 -> 0x3f800001 0x00000080 +00891 sub.s 0xbf800002 0xb3800000 0x00000000 0 0 -> 0xbf800002 0x00000080 +00892 sub.s 0xbf800002 0xb37fffff 0x00000000 0 0 -> 0xbf800002 0x00000080 +00893 sub.s 0xbf800002 0xb3800001 0x00000000 0 0 -> 0xbf800001 0x00000080 +00894 sub.s 0x3f800003 0x33800000 0x00000000 0 0 -> 0x3f800002 0x00000080 +00895 sub.s 0x3f800003 0x337fffff 0x00000000 0 0 -> 0x3f800003 0x00000080 +00896 sub.s 0x3f800003 0x33800001 0x00000000 0 0 -> 0x3f800002 0x00000080 +00897 sub.s 0xbf800003 0xb3800000 0x00000000 0 0 -> 0xbf800002 0x00000080 +00898 sub.s 0xbf800003 0xb37fffff 0x00000000 0 0 -> 0xbf800003 0x00000080 +00899 sub.s 0xbf800003 0xb3800001 0x00000000 0 0 -> 0xbf800002 0x00000080 +00900 sub.s 0x41000000 0x35000000 0x00000000 0 0 -> 0x40ffffff 0x00000000 +00901 sub.s 0x41000000 0x34ffffff 0x00000000 0 0 -> 0x40ffffff 0x00000080 +00902 sub.s 0x41000000 0x35000001 0x00000000 0 0 -> 0x40ffffff 0x00000080 +00903 sub.s 0xc1000000 0xb5000000 0x00000000 0 0 -> 0xc0ffffff 0x00000000 +00904 sub.s 0xc1000000 0xb4ffffff 0x00000000 0 0 -> 0xc0ffffff 0x00000080 +00905 sub.s 0xc1000000 0xb5000001 0x00000000 0 0 -> 0xc0ffffff 0x00000080 +00906 sub.s 0x41000001 0x35000000 0x00000000 0 0 -> 0x41000000 0x00000080 +00907 sub.s 0x41000001 0x34ffffff 0x00000000 0 0 -> 0x41000001 0x00000080 +00908 sub.s 0x41000001 0x35000001 0x00000000 0 0 -> 0x41000000 0x00000080 +00909 sub.s 0xc1000001 0xb5000000 0x00000000 0 0 -> 0xc1000000 0x00000080 +00910 sub.s 0xc1000001 0xb4ffffff 0x00000000 0 0 -> 0xc1000001 0x00000080 +00911 sub.s 0xc1000001 0xb5000001 0x00000000 0 0 -> 0xc1000000 0x00000080 +00912 sub.s 0x41400000 0x35000000 0x00000000 0 0 -> 0x41400000 0x00000080 +00913 sub.s 0x41400000 0x34ffffff 0x00000000 0 0 -> 0x41400000 0x00000080 +00914 sub.s 0x41400000 0x35000001 0x00000000 0 0 -> 0x413fffff 0x00000080 +00915 sub.s 0xc1400000 0xb5000000 0x00000000 0 0 -> 0xc1400000 0x00000080 +00916 sub.s 0xc1400000 0xb4ffffff 0x00000000 0 0 -> 0xc1400000 0x00000080 +00917 sub.s 0xc1400000 0xb5000001 0x00000000 0 0 -> 0xc13fffff 0x00000080 +00918 sub.s 0x417fffff 0x35000000 0x00000000 0 0 -> 0x417ffffe 0x00000080 +00919 sub.s 0x417fffff 0x34ffffff 0x00000000 0 0 -> 0x417fffff 0x00000080 +00920 sub.s 0x417fffff 0x35000001 0x00000000 0 0 -> 0x417ffffe 0x00000080 +00921 sub.s 0xc17fffff 0xb5000000 0x00000000 0 0 -> 0xc17ffffe 0x00000080 +00922 sub.s 0xc17fffff 0xb4ffffff 0x00000000 0 0 -> 0xc17fffff 0x00000080 +00923 sub.s 0xc17fffff 0xb5000001 0x00000000 0 0 -> 0xc17ffffe 0x00000080 +00924 sub.s 0x41000002 0x35000000 0x00000000 0 0 -> 0x41000002 0x00000080 +00925 sub.s 0x41000002 0x34ffffff 0x00000000 0 0 -> 0x41000002 0x00000080 +00926 sub.s 0x41000002 0x35000001 0x00000000 0 0 -> 0x41000001 0x00000080 +00927 sub.s 0xc1000002 0xb5000000 0x00000000 0 0 -> 0xc1000002 0x00000080 +00928 sub.s 0xc1000002 0xb4ffffff 0x00000000 0 0 -> 0xc1000002 0x00000080 +00929 sub.s 0xc1000002 0xb5000001 0x00000000 0 0 -> 0xc1000001 0x00000080 +00930 sub.s 0x41000003 0x35000000 0x00000000 0 0 -> 0x41000002 0x00000080 +00931 sub.s 0x41000003 0x34ffffff 0x00000000 0 0 -> 0x41000003 0x00000080 +00932 sub.s 0x41000003 0x35000001 0x00000000 0 0 -> 0x41000002 0x00000080 +00933 sub.s 0xc1000003 0xb5000000 0x00000000 0 0 -> 0xc1000002 0x00000080 +00934 sub.s 0xc1000003 0xb4ffffff 0x00000000 0 0 -> 0xc1000003 0x00000080 +00935 sub.s 0xc1000003 0xb5000001 0x00000000 0 0 -> 0xc1000002 0x00000080 +00936 sub.s 0x32000000 0x26000000 0x00000000 0 0 -> 0x31ffffff 0x00000000 +00937 sub.s 0x32000000 0x25ffffff 0x00000000 0 0 -> 0x31ffffff 0x00000080 +00938 sub.s 0x32000000 0x26000001 0x00000000 0 0 -> 0x31ffffff 0x00000080 +00939 sub.s 0xb2000000 0xa6000000 0x00000000 0 0 -> 0xb1ffffff 0x00000000 +00940 sub.s 0xb2000000 0xa5ffffff 0x00000000 0 0 -> 0xb1ffffff 0x00000080 +00941 sub.s 0xb2000000 0xa6000001 0x00000000 0 0 -> 0xb1ffffff 0x00000080 +00942 sub.s 0x32000001 0x26000000 0x00000000 0 0 -> 0x32000000 0x00000080 +00943 sub.s 0x32000001 0x25ffffff 0x00000000 0 0 -> 0x32000001 0x00000080 +00944 sub.s 0x32000001 0x26000001 0x00000000 0 0 -> 0x32000000 0x00000080 +00945 sub.s 0xb2000001 0xa6000000 0x00000000 0 0 -> 0xb2000000 0x00000080 +00946 sub.s 0xb2000001 0xa5ffffff 0x00000000 0 0 -> 0xb2000001 0x00000080 +00947 sub.s 0xb2000001 0xa6000001 0x00000000 0 0 -> 0xb2000000 0x00000080 +00948 sub.s 0x32400000 0x26000000 0x00000000 0 0 -> 0x32400000 0x00000080 +00949 sub.s 0x32400000 0x25ffffff 0x00000000 0 0 -> 0x32400000 0x00000080 +00950 sub.s 0x32400000 0x26000001 0x00000000 0 0 -> 0x323fffff 0x00000080 +00951 sub.s 0xb2400000 0xa6000000 0x00000000 0 0 -> 0xb2400000 0x00000080 +00952 sub.s 0xb2400000 0xa5ffffff 0x00000000 0 0 -> 0xb2400000 0x00000080 +00953 sub.s 0xb2400000 0xa6000001 0x00000000 0 0 -> 0xb23fffff 0x00000080 +00954 sub.s 0x327fffff 0x26000000 0x00000000 0 0 -> 0x327ffffe 0x00000080 +00955 sub.s 0x327fffff 0x25ffffff 0x00000000 0 0 -> 0x327fffff 0x00000080 +00956 sub.s 0x327fffff 0x26000001 0x00000000 0 0 -> 0x327ffffe 0x00000080 +00957 sub.s 0xb27fffff 0xa6000000 0x00000000 0 0 -> 0xb27ffffe 0x00000080 +00958 sub.s 0xb27fffff 0xa5ffffff 0x00000000 0 0 -> 0xb27fffff 0x00000080 +00959 sub.s 0xb27fffff 0xa6000001 0x00000000 0 0 -> 0xb27ffffe 0x00000080 +00960 sub.s 0x32000002 0x26000000 0x00000000 0 0 -> 0x32000002 0x00000080 +00961 sub.s 0x32000002 0x25ffffff 0x00000000 0 0 -> 0x32000002 0x00000080 +00962 sub.s 0x32000002 0x26000001 0x00000000 0 0 -> 0x32000001 0x00000080 +00963 sub.s 0xb2000002 0xa6000000 0x00000000 0 0 -> 0xb2000002 0x00000080 +00964 sub.s 0xb2000002 0xa5ffffff 0x00000000 0 0 -> 0xb2000002 0x00000080 +00965 sub.s 0xb2000002 0xa6000001 0x00000000 0 0 -> 0xb2000001 0x00000080 +00966 sub.s 0x32000003 0x26000000 0x00000000 0 0 -> 0x32000002 0x00000080 +00967 sub.s 0x32000003 0x25ffffff 0x00000000 0 0 -> 0x32000003 0x00000080 +00968 sub.s 0x32000003 0x26000001 0x00000000 0 0 -> 0x32000002 0x00000080 +00969 sub.s 0xb2000003 0xa6000000 0x00000000 0 0 -> 0xb2000002 0x00000080 +00970 sub.s 0xb2000003 0xa5ffffff 0x00000000 0 0 -> 0xb2000003 0x00000080 +00971 sub.s 0xb2000003 0xa6000001 0x00000000 0 0 -> 0xb2000002 0x00000080 +00972 sub.s 0x4b000000 0x3f000000 0x00000000 0 0 -> 0x4affffff 0x00000000 +00973 sub.s 0x4b000000 0x3effffff 0x00000000 0 0 -> 0x4affffff 0x00000080 +00974 sub.s 0x4b000000 0x3f000001 0x00000000 0 0 -> 0x4affffff 0x00000080 +00975 sub.s 0xcb000000 0xbf000000 0x00000000 0 0 -> 0xcaffffff 0x00000000 +00976 sub.s 0xcb000000 0xbeffffff 0x00000000 0 0 -> 0xcaffffff 0x00000080 +00977 sub.s 0xcb000000 0xbf000001 0x00000000 0 0 -> 0xcaffffff 0x00000080 +00978 sub.s 0x4b000001 0x3f000000 0x00000000 0 0 -> 0x4b000000 0x00000080 +00979 sub.s 0x4b000001 0x3effffff 0x00000000 0 0 -> 0x4b000001 0x00000080 +00980 sub.s 0x4b000001 0x3f000001 0x00000000 0 0 -> 0x4b000000 0x00000080 +00981 sub.s 0xcb000001 0xbf000000 0x00000000 0 0 -> 0xcb000000 0x00000080 +00982 sub.s 0xcb000001 0xbeffffff 0x00000000 0 0 -> 0xcb000001 0x00000080 +00983 sub.s 0xcb000001 0xbf000001 0x00000000 0 0 -> 0xcb000000 0x00000080 +00984 sub.s 0x4b400000 0x3f000000 0x00000000 0 0 -> 0x4b400000 0x00000080 +00985 sub.s 0x4b400000 0x3effffff 0x00000000 0 0 -> 0x4b400000 0x00000080 +00986 sub.s 0x4b400000 0x3f000001 0x00000000 0 0 -> 0x4b3fffff 0x00000080 +00987 sub.s 0xcb400000 0xbf000000 0x00000000 0 0 -> 0xcb400000 0x00000080 +00988 sub.s 0xcb400000 0xbeffffff 0x00000000 0 0 -> 0xcb400000 0x00000080 +00989 sub.s 0xcb400000 0xbf000001 0x00000000 0 0 -> 0xcb3fffff 0x00000080 +00990 sub.s 0x4b7fffff 0x3f000000 0x00000000 0 0 -> 0x4b7ffffe 0x00000080 +00991 sub.s 0x4b7fffff 0x3effffff 0x00000000 0 0 -> 0x4b7fffff 0x00000080 +00992 sub.s 0x4b7fffff 0x3f000001 0x00000000 0 0 -> 0x4b7ffffe 0x00000080 +00993 sub.s 0xcb7fffff 0xbf000000 0x00000000 0 0 -> 0xcb7ffffe 0x00000080 +00994 sub.s 0xcb7fffff 0xbeffffff 0x00000000 0 0 -> 0xcb7fffff 0x00000080 +00995 sub.s 0xcb7fffff 0xbf000001 0x00000000 0 0 -> 0xcb7ffffe 0x00000080 +00996 sub.s 0x4b000002 0x3f000000 0x00000000 0 0 -> 0x4b000002 0x00000080 +00997 sub.s 0x4b000002 0x3effffff 0x00000000 0 0 -> 0x4b000002 0x00000080 +00998 sub.s 0x4b000002 0x3f000001 0x00000000 0 0 -> 0x4b000001 0x00000080 +00999 sub.s 0xcb000002 0xbf000000 0x00000000 0 0 -> 0xcb000002 0x00000080 +01000 sub.s 0xcb000002 0xbeffffff 0x00000000 0 0 -> 0xcb000002 0x00000080 +01001 sub.s 0xcb000002 0xbf000001 0x00000000 0 0 -> 0xcb000001 0x00000080 +01002 sub.s 0x4b000003 0x3f000000 0x00000000 0 0 -> 0x4b000002 0x00000080 +01003 sub.s 0x4b000003 0x3effffff 0x00000000 0 0 -> 0x4b000003 0x00000080 +01004 sub.s 0x4b000003 0x3f000001 0x00000000 0 0 -> 0x4b000002 0x00000080 +01005 sub.s 0xcb000003 0xbf000000 0x00000000 0 0 -> 0xcb000002 0x00000080 +01006 sub.s 0xcb000003 0xbeffffff 0x00000000 0 0 -> 0xcb000003 0x00000080 +01007 sub.s 0xcb000003 0xbf000001 0x00000000 0 0 -> 0xcb000002 0x00000080 +01008 sub.s 0x1e000000 0x12000000 0x00000000 0 0 -> 0x1dffffff 0x00000000 +01009 sub.s 0x1e000000 0x11ffffff 0x00000000 0 0 -> 0x1dffffff 0x00000080 +01010 sub.s 0x1e000000 0x12000001 0x00000000 0 0 -> 0x1dffffff 0x00000080 +01011 sub.s 0x9e000000 0x92000000 0x00000000 0 0 -> 0x9dffffff 0x00000000 +01012 sub.s 0x9e000000 0x91ffffff 0x00000000 0 0 -> 0x9dffffff 0x00000080 +01013 sub.s 0x9e000000 0x92000001 0x00000000 0 0 -> 0x9dffffff 0x00000080 +01014 sub.s 0x1e000001 0x12000000 0x00000000 0 0 -> 0x1e000000 0x00000080 +01015 sub.s 0x1e000001 0x11ffffff 0x00000000 0 0 -> 0x1e000001 0x00000080 +01016 sub.s 0x1e000001 0x12000001 0x00000000 0 0 -> 0x1e000000 0x00000080 +01017 sub.s 0x9e000001 0x92000000 0x00000000 0 0 -> 0x9e000000 0x00000080 +01018 sub.s 0x9e000001 0x91ffffff 0x00000000 0 0 -> 0x9e000001 0x00000080 +01019 sub.s 0x9e000001 0x92000001 0x00000000 0 0 -> 0x9e000000 0x00000080 +01020 sub.s 0x1e400000 0x12000000 0x00000000 0 0 -> 0x1e400000 0x00000080 +01021 sub.s 0x1e400000 0x11ffffff 0x00000000 0 0 -> 0x1e400000 0x00000080 +01022 sub.s 0x1e400000 0x12000001 0x00000000 0 0 -> 0x1e3fffff 0x00000080 +01023 sub.s 0x9e400000 0x92000000 0x00000000 0 0 -> 0x9e400000 0x00000080 +01024 sub.s 0x9e400000 0x91ffffff 0x00000000 0 0 -> 0x9e400000 0x00000080 +01025 sub.s 0x9e400000 0x92000001 0x00000000 0 0 -> 0x9e3fffff 0x00000080 +01026 sub.s 0x1e7fffff 0x12000000 0x00000000 0 0 -> 0x1e7ffffe 0x00000080 +01027 sub.s 0x1e7fffff 0x11ffffff 0x00000000 0 0 -> 0x1e7fffff 0x00000080 +01028 sub.s 0x1e7fffff 0x12000001 0x00000000 0 0 -> 0x1e7ffffe 0x00000080 +01029 sub.s 0x9e7fffff 0x92000000 0x00000000 0 0 -> 0x9e7ffffe 0x00000080 +01030 sub.s 0x9e7fffff 0x91ffffff 0x00000000 0 0 -> 0x9e7fffff 0x00000080 +01031 sub.s 0x9e7fffff 0x92000001 0x00000000 0 0 -> 0x9e7ffffe 0x00000080 +01032 sub.s 0x1e000002 0x12000000 0x00000000 0 0 -> 0x1e000002 0x00000080 +01033 sub.s 0x1e000002 0x11ffffff 0x00000000 0 0 -> 0x1e000002 0x00000080 +01034 sub.s 0x1e000002 0x12000001 0x00000000 0 0 -> 0x1e000001 0x00000080 +01035 sub.s 0x9e000002 0x92000000 0x00000000 0 0 -> 0x9e000002 0x00000080 +01036 sub.s 0x9e000002 0x91ffffff 0x00000000 0 0 -> 0x9e000002 0x00000080 +01037 sub.s 0x9e000002 0x92000001 0x00000000 0 0 -> 0x9e000001 0x00000080 +01038 sub.s 0x1e000003 0x12000000 0x00000000 0 0 -> 0x1e000002 0x00000080 +01039 sub.s 0x1e000003 0x11ffffff 0x00000000 0 0 -> 0x1e000003 0x00000080 +01040 sub.s 0x1e000003 0x12000001 0x00000000 0 0 -> 0x1e000002 0x00000080 +01041 sub.s 0x9e000003 0x92000000 0x00000000 0 0 -> 0x9e000002 0x00000080 +01042 sub.s 0x9e000003 0x91ffffff 0x00000000 0 0 -> 0x9e000003 0x00000080 +01043 sub.s 0x9e000003 0x92000001 0x00000000 0 0 -> 0x9e000002 0x00000080 +01044 sub.s 0x64000000 0x58000000 0x00000000 0 0 -> 0x63ffffff 0x00000000 +01045 sub.s 0x64000000 0x57ffffff 0x00000000 0 0 -> 0x63ffffff 0x00000080 +01046 sub.s 0x64000000 0x58000001 0x00000000 0 0 -> 0x63ffffff 0x00000080 +01047 sub.s 0xe4000000 0xd8000000 0x00000000 0 0 -> 0xe3ffffff 0x00000000 +01048 sub.s 0xe4000000 0xd7ffffff 0x00000000 0 0 -> 0xe3ffffff 0x00000080 +01049 sub.s 0xe4000000 0xd8000001 0x00000000 0 0 -> 0xe3ffffff 0x00000080 +01050 sub.s 0x64000001 0x58000000 0x00000000 0 0 -> 0x64000000 0x00000080 +01051 sub.s 0x64000001 0x57ffffff 0x00000000 0 0 -> 0x64000001 0x00000080 +01052 sub.s 0x64000001 0x58000001 0x00000000 0 0 -> 0x64000000 0x00000080 +01053 sub.s 0xe4000001 0xd8000000 0x00000000 0 0 -> 0xe4000000 0x00000080 +01054 sub.s 0xe4000001 0xd7ffffff 0x00000000 0 0 -> 0xe4000001 0x00000080 +01055 sub.s 0xe4000001 0xd8000001 0x00000000 0 0 -> 0xe4000000 0x00000080 +01056 sub.s 0x64400000 0x58000000 0x00000000 0 0 -> 0x64400000 0x00000080 +01057 sub.s 0x64400000 0x57ffffff 0x00000000 0 0 -> 0x64400000 0x00000080 +01058 sub.s 0x64400000 0x58000001 0x00000000 0 0 -> 0x643fffff 0x00000080 +01059 sub.s 0xe4400000 0xd8000000 0x00000000 0 0 -> 0xe4400000 0x00000080 +01060 sub.s 0xe4400000 0xd7ffffff 0x00000000 0 0 -> 0xe4400000 0x00000080 +01061 sub.s 0xe4400000 0xd8000001 0x00000000 0 0 -> 0xe43fffff 0x00000080 +01062 sub.s 0x647fffff 0x58000000 0x00000000 0 0 -> 0x647ffffe 0x00000080 +01063 sub.s 0x647fffff 0x57ffffff 0x00000000 0 0 -> 0x647fffff 0x00000080 +01064 sub.s 0x647fffff 0x58000001 0x00000000 0 0 -> 0x647ffffe 0x00000080 +01065 sub.s 0xe47fffff 0xd8000000 0x00000000 0 0 -> 0xe47ffffe 0x00000080 +01066 sub.s 0xe47fffff 0xd7ffffff 0x00000000 0 0 -> 0xe47fffff 0x00000080 +01067 sub.s 0xe47fffff 0xd8000001 0x00000000 0 0 -> 0xe47ffffe 0x00000080 +01068 sub.s 0x64000002 0x58000000 0x00000000 0 0 -> 0x64000002 0x00000080 +01069 sub.s 0x64000002 0x57ffffff 0x00000000 0 0 -> 0x64000002 0x00000080 +01070 sub.s 0x64000002 0x58000001 0x00000000 0 0 -> 0x64000001 0x00000080 +01071 sub.s 0xe4000002 0xd8000000 0x00000000 0 0 -> 0xe4000002 0x00000080 +01072 sub.s 0xe4000002 0xd7ffffff 0x00000000 0 0 -> 0xe4000002 0x00000080 +01073 sub.s 0xe4000002 0xd8000001 0x00000000 0 0 -> 0xe4000001 0x00000080 +01074 sub.s 0x64000003 0x58000000 0x00000000 0 0 -> 0x64000002 0x00000080 +01075 sub.s 0x64000003 0x57ffffff 0x00000000 0 0 -> 0x64000003 0x00000080 +01076 sub.s 0x64000003 0x58000001 0x00000000 0 0 -> 0x64000002 0x00000080 +01077 sub.s 0xe4000003 0xd8000000 0x00000000 0 0 -> 0xe4000002 0x00000080 +01078 sub.s 0xe4000003 0xd7ffffff 0x00000000 0 0 -> 0xe4000003 0x00000080 +01079 sub.s 0xe4000003 0xd8000001 0x00000000 0 0 -> 0xe4000002 0x00000080 +01080 sub.s 0x3f800000 0x33800000 0x00000000 0 1 -> 0x3f7fffff 0x00000000 +01081 sub.s 0x3f800000 0x337fffff 0x00000000 0 1 -> 0x3f7fffff 0x00000080 +01082 sub.s 0x3f800000 0x33800001 0x00000000 0 1 -> 0x3f7ffffe 0x00000080 +01083 sub.s 0xbf800000 0xb3800000 0x00000000 0 1 -> 0xbf7fffff 0x00000000 +01084 sub.s 0xbf800000 0xb37fffff 0x00000000 0 1 -> 0xbf7fffff 0x00000080 +01085 sub.s 0xbf800000 0xb3800001 0x00000000 0 1 -> 0xbf7ffffe 0x00000080 +01086 sub.s 0x3f800001 0x33800000 0x00000000 0 1 -> 0x3f800000 0x00000080 +01087 sub.s 0x3f800001 0x337fffff 0x00000000 0 1 -> 0x3f800000 0x00000080 +01088 sub.s 0x3f800001 0x33800001 0x00000000 0 1 -> 0x3f800000 0x00000080 +01089 sub.s 0xbf800001 0xb3800000 0x00000000 0 1 -> 0xbf800000 0x00000080 +01090 sub.s 0xbf800001 0xb37fffff 0x00000000 0 1 -> 0xbf800000 0x00000080 +01091 sub.s 0xbf800001 0xb3800001 0x00000000 0 1 -> 0xbf800000 0x00000080 +01092 sub.s 0x3fc00000 0x33800000 0x00000000 0 1 -> 0x3fbfffff 0x00000080 +01093 sub.s 0x3fc00000 0x337fffff 0x00000000 0 1 -> 0x3fbfffff 0x00000080 +01094 sub.s 0x3fc00000 0x33800001 0x00000000 0 1 -> 0x3fbfffff 0x00000080 +01095 sub.s 0xbfc00000 0xb3800000 0x00000000 0 1 -> 0xbfbfffff 0x00000080 +01096 sub.s 0xbfc00000 0xb37fffff 0x00000000 0 1 -> 0xbfbfffff 0x00000080 +01097 sub.s 0xbfc00000 0xb3800001 0x00000000 0 1 -> 0xbfbfffff 0x00000080 +01098 sub.s 0x3fffffff 0x33800000 0x00000000 0 1 -> 0x3ffffffe 0x00000080 +01099 sub.s 0x3fffffff 0x337fffff 0x00000000 0 1 -> 0x3ffffffe 0x00000080 +01100 sub.s 0x3fffffff 0x33800001 0x00000000 0 1 -> 0x3ffffffe 0x00000080 +01101 sub.s 0xbfffffff 0xb3800000 0x00000000 0 1 -> 0xbffffffe 0x00000080 +01102 sub.s 0xbfffffff 0xb37fffff 0x00000000 0 1 -> 0xbffffffe 0x00000080 +01103 sub.s 0xbfffffff 0xb3800001 0x00000000 0 1 -> 0xbffffffe 0x00000080 +01104 sub.s 0x3f800002 0x33800000 0x00000000 0 1 -> 0x3f800001 0x00000080 +01105 sub.s 0x3f800002 0x337fffff 0x00000000 0 1 -> 0x3f800001 0x00000080 +01106 sub.s 0x3f800002 0x33800001 0x00000000 0 1 -> 0x3f800001 0x00000080 +01107 sub.s 0xbf800002 0xb3800000 0x00000000 0 1 -> 0xbf800001 0x00000080 +01108 sub.s 0xbf800002 0xb37fffff 0x00000000 0 1 -> 0xbf800001 0x00000080 +01109 sub.s 0xbf800002 0xb3800001 0x00000000 0 1 -> 0xbf800001 0x00000080 +01110 sub.s 0x3f800003 0x33800000 0x00000000 0 1 -> 0x3f800002 0x00000080 +01111 sub.s 0x3f800003 0x337fffff 0x00000000 0 1 -> 0x3f800002 0x00000080 +01112 sub.s 0x3f800003 0x33800001 0x00000000 0 1 -> 0x3f800002 0x00000080 +01113 sub.s 0xbf800003 0xb3800000 0x00000000 0 1 -> 0xbf800002 0x00000080 +01114 sub.s 0xbf800003 0xb37fffff 0x00000000 0 1 -> 0xbf800002 0x00000080 +01115 sub.s 0xbf800003 0xb3800001 0x00000000 0 1 -> 0xbf800002 0x00000080 +01116 sub.s 0x41000000 0x35000000 0x00000000 0 1 -> 0x40ffffff 0x00000000 +01117 sub.s 0x41000000 0x34ffffff 0x00000000 0 1 -> 0x40ffffff 0x00000080 +01118 sub.s 0x41000000 0x35000001 0x00000000 0 1 -> 0x40fffffe 0x00000080 +01119 sub.s 0xc1000000 0xb5000000 0x00000000 0 1 -> 0xc0ffffff 0x00000000 +01120 sub.s 0xc1000000 0xb4ffffff 0x00000000 0 1 -> 0xc0ffffff 0x00000080 +01121 sub.s 0xc1000000 0xb5000001 0x00000000 0 1 -> 0xc0fffffe 0x00000080 +01122 sub.s 0x41000001 0x35000000 0x00000000 0 1 -> 0x41000000 0x00000080 +01123 sub.s 0x41000001 0x34ffffff 0x00000000 0 1 -> 0x41000000 0x00000080 +01124 sub.s 0x41000001 0x35000001 0x00000000 0 1 -> 0x41000000 0x00000080 +01125 sub.s 0xc1000001 0xb5000000 0x00000000 0 1 -> 0xc1000000 0x00000080 +01126 sub.s 0xc1000001 0xb4ffffff 0x00000000 0 1 -> 0xc1000000 0x00000080 +01127 sub.s 0xc1000001 0xb5000001 0x00000000 0 1 -> 0xc1000000 0x00000080 +01128 sub.s 0x41400000 0x35000000 0x00000000 0 1 -> 0x413fffff 0x00000080 +01129 sub.s 0x41400000 0x34ffffff 0x00000000 0 1 -> 0x413fffff 0x00000080 +01130 sub.s 0x41400000 0x35000001 0x00000000 0 1 -> 0x413fffff 0x00000080 +01131 sub.s 0xc1400000 0xb5000000 0x00000000 0 1 -> 0xc13fffff 0x00000080 +01132 sub.s 0xc1400000 0xb4ffffff 0x00000000 0 1 -> 0xc13fffff 0x00000080 +01133 sub.s 0xc1400000 0xb5000001 0x00000000 0 1 -> 0xc13fffff 0x00000080 +01134 sub.s 0x417fffff 0x35000000 0x00000000 0 1 -> 0x417ffffe 0x00000080 +01135 sub.s 0x417fffff 0x34ffffff 0x00000000 0 1 -> 0x417ffffe 0x00000080 +01136 sub.s 0x417fffff 0x35000001 0x00000000 0 1 -> 0x417ffffe 0x00000080 +01137 sub.s 0xc17fffff 0xb5000000 0x00000000 0 1 -> 0xc17ffffe 0x00000080 +01138 sub.s 0xc17fffff 0xb4ffffff 0x00000000 0 1 -> 0xc17ffffe 0x00000080 +01139 sub.s 0xc17fffff 0xb5000001 0x00000000 0 1 -> 0xc17ffffe 0x00000080 +01140 sub.s 0x41000002 0x35000000 0x00000000 0 1 -> 0x41000001 0x00000080 +01141 sub.s 0x41000002 0x34ffffff 0x00000000 0 1 -> 0x41000001 0x00000080 +01142 sub.s 0x41000002 0x35000001 0x00000000 0 1 -> 0x41000001 0x00000080 +01143 sub.s 0xc1000002 0xb5000000 0x00000000 0 1 -> 0xc1000001 0x00000080 +01144 sub.s 0xc1000002 0xb4ffffff 0x00000000 0 1 -> 0xc1000001 0x00000080 +01145 sub.s 0xc1000002 0xb5000001 0x00000000 0 1 -> 0xc1000001 0x00000080 +01146 sub.s 0x41000003 0x35000000 0x00000000 0 1 -> 0x41000002 0x00000080 +01147 sub.s 0x41000003 0x34ffffff 0x00000000 0 1 -> 0x41000002 0x00000080 +01148 sub.s 0x41000003 0x35000001 0x00000000 0 1 -> 0x41000002 0x00000080 +01149 sub.s 0xc1000003 0xb5000000 0x00000000 0 1 -> 0xc1000002 0x00000080 +01150 sub.s 0xc1000003 0xb4ffffff 0x00000000 0 1 -> 0xc1000002 0x00000080 +01151 sub.s 0xc1000003 0xb5000001 0x00000000 0 1 -> 0xc1000002 0x00000080 +01152 sub.s 0x32000000 0x26000000 0x00000000 0 1 -> 0x31ffffff 0x00000000 +01153 sub.s 0x32000000 0x25ffffff 0x00000000 0 1 -> 0x31ffffff 0x00000080 +01154 sub.s 0x32000000 0x26000001 0x00000000 0 1 -> 0x31fffffe 0x00000080 +01155 sub.s 0xb2000000 0xa6000000 0x00000000 0 1 -> 0xb1ffffff 0x00000000 +01156 sub.s 0xb2000000 0xa5ffffff 0x00000000 0 1 -> 0xb1ffffff 0x00000080 +01157 sub.s 0xb2000000 0xa6000001 0x00000000 0 1 -> 0xb1fffffe 0x00000080 +01158 sub.s 0x32000001 0x26000000 0x00000000 0 1 -> 0x32000000 0x00000080 +01159 sub.s 0x32000001 0x25ffffff 0x00000000 0 1 -> 0x32000000 0x00000080 +01160 sub.s 0x32000001 0x26000001 0x00000000 0 1 -> 0x32000000 0x00000080 +01161 sub.s 0xb2000001 0xa6000000 0x00000000 0 1 -> 0xb2000000 0x00000080 +01162 sub.s 0xb2000001 0xa5ffffff 0x00000000 0 1 -> 0xb2000000 0x00000080 +01163 sub.s 0xb2000001 0xa6000001 0x00000000 0 1 -> 0xb2000000 0x00000080 +01164 sub.s 0x32400000 0x26000000 0x00000000 0 1 -> 0x323fffff 0x00000080 +01165 sub.s 0x32400000 0x25ffffff 0x00000000 0 1 -> 0x323fffff 0x00000080 +01166 sub.s 0x32400000 0x26000001 0x00000000 0 1 -> 0x323fffff 0x00000080 +01167 sub.s 0xb2400000 0xa6000000 0x00000000 0 1 -> 0xb23fffff 0x00000080 +01168 sub.s 0xb2400000 0xa5ffffff 0x00000000 0 1 -> 0xb23fffff 0x00000080 +01169 sub.s 0xb2400000 0xa6000001 0x00000000 0 1 -> 0xb23fffff 0x00000080 +01170 sub.s 0x327fffff 0x26000000 0x00000000 0 1 -> 0x327ffffe 0x00000080 +01171 sub.s 0x327fffff 0x25ffffff 0x00000000 0 1 -> 0x327ffffe 0x00000080 +01172 sub.s 0x327fffff 0x26000001 0x00000000 0 1 -> 0x327ffffe 0x00000080 +01173 sub.s 0xb27fffff 0xa6000000 0x00000000 0 1 -> 0xb27ffffe 0x00000080 +01174 sub.s 0xb27fffff 0xa5ffffff 0x00000000 0 1 -> 0xb27ffffe 0x00000080 +01175 sub.s 0xb27fffff 0xa6000001 0x00000000 0 1 -> 0xb27ffffe 0x00000080 +01176 sub.s 0x32000002 0x26000000 0x00000000 0 1 -> 0x32000001 0x00000080 +01177 sub.s 0x32000002 0x25ffffff 0x00000000 0 1 -> 0x32000001 0x00000080 +01178 sub.s 0x32000002 0x26000001 0x00000000 0 1 -> 0x32000001 0x00000080 +01179 sub.s 0xb2000002 0xa6000000 0x00000000 0 1 -> 0xb2000001 0x00000080 +01180 sub.s 0xb2000002 0xa5ffffff 0x00000000 0 1 -> 0xb2000001 0x00000080 +01181 sub.s 0xb2000002 0xa6000001 0x00000000 0 1 -> 0xb2000001 0x00000080 +01182 sub.s 0x32000003 0x26000000 0x00000000 0 1 -> 0x32000002 0x00000080 +01183 sub.s 0x32000003 0x25ffffff 0x00000000 0 1 -> 0x32000002 0x00000080 +01184 sub.s 0x32000003 0x26000001 0x00000000 0 1 -> 0x32000002 0x00000080 +01185 sub.s 0xb2000003 0xa6000000 0x00000000 0 1 -> 0xb2000002 0x00000080 +01186 sub.s 0xb2000003 0xa5ffffff 0x00000000 0 1 -> 0xb2000002 0x00000080 +01187 sub.s 0xb2000003 0xa6000001 0x00000000 0 1 -> 0xb2000002 0x00000080 +01188 sub.s 0x4b000000 0x3f000000 0x00000000 0 1 -> 0x4affffff 0x00000000 +01189 sub.s 0x4b000000 0x3effffff 0x00000000 0 1 -> 0x4affffff 0x00000080 +01190 sub.s 0x4b000000 0x3f000001 0x00000000 0 1 -> 0x4afffffe 0x00000080 +01191 sub.s 0xcb000000 0xbf000000 0x00000000 0 1 -> 0xcaffffff 0x00000000 +01192 sub.s 0xcb000000 0xbeffffff 0x00000000 0 1 -> 0xcaffffff 0x00000080 +01193 sub.s 0xcb000000 0xbf000001 0x00000000 0 1 -> 0xcafffffe 0x00000080 +01194 sub.s 0x4b000001 0x3f000000 0x00000000 0 1 -> 0x4b000000 0x00000080 +01195 sub.s 0x4b000001 0x3effffff 0x00000000 0 1 -> 0x4b000000 0x00000080 +01196 sub.s 0x4b000001 0x3f000001 0x00000000 0 1 -> 0x4b000000 0x00000080 +01197 sub.s 0xcb000001 0xbf000000 0x00000000 0 1 -> 0xcb000000 0x00000080 +01198 sub.s 0xcb000001 0xbeffffff 0x00000000 0 1 -> 0xcb000000 0x00000080 +01199 sub.s 0xcb000001 0xbf000001 0x00000000 0 1 -> 0xcb000000 0x00000080 +01200 sub.s 0x4b400000 0x3f000000 0x00000000 0 1 -> 0x4b3fffff 0x00000080 +01201 sub.s 0x4b400000 0x3effffff 0x00000000 0 1 -> 0x4b3fffff 0x00000080 +01202 sub.s 0x4b400000 0x3f000001 0x00000000 0 1 -> 0x4b3fffff 0x00000080 +01203 sub.s 0xcb400000 0xbf000000 0x00000000 0 1 -> 0xcb3fffff 0x00000080 +01204 sub.s 0xcb400000 0xbeffffff 0x00000000 0 1 -> 0xcb3fffff 0x00000080 +01205 sub.s 0xcb400000 0xbf000001 0x00000000 0 1 -> 0xcb3fffff 0x00000080 +01206 sub.s 0x4b7fffff 0x3f000000 0x00000000 0 1 -> 0x4b7ffffe 0x00000080 +01207 sub.s 0x4b7fffff 0x3effffff 0x00000000 0 1 -> 0x4b7ffffe 0x00000080 +01208 sub.s 0x4b7fffff 0x3f000001 0x00000000 0 1 -> 0x4b7ffffe 0x00000080 +01209 sub.s 0xcb7fffff 0xbf000000 0x00000000 0 1 -> 0xcb7ffffe 0x00000080 +01210 sub.s 0xcb7fffff 0xbeffffff 0x00000000 0 1 -> 0xcb7ffffe 0x00000080 +01211 sub.s 0xcb7fffff 0xbf000001 0x00000000 0 1 -> 0xcb7ffffe 0x00000080 +01212 sub.s 0x4b000002 0x3f000000 0x00000000 0 1 -> 0x4b000001 0x00000080 +01213 sub.s 0x4b000002 0x3effffff 0x00000000 0 1 -> 0x4b000001 0x00000080 +01214 sub.s 0x4b000002 0x3f000001 0x00000000 0 1 -> 0x4b000001 0x00000080 +01215 sub.s 0xcb000002 0xbf000000 0x00000000 0 1 -> 0xcb000001 0x00000080 +01216 sub.s 0xcb000002 0xbeffffff 0x00000000 0 1 -> 0xcb000001 0x00000080 +01217 sub.s 0xcb000002 0xbf000001 0x00000000 0 1 -> 0xcb000001 0x00000080 +01218 sub.s 0x4b000003 0x3f000000 0x00000000 0 1 -> 0x4b000002 0x00000080 +01219 sub.s 0x4b000003 0x3effffff 0x00000000 0 1 -> 0x4b000002 0x00000080 +01220 sub.s 0x4b000003 0x3f000001 0x00000000 0 1 -> 0x4b000002 0x00000080 +01221 sub.s 0xcb000003 0xbf000000 0x00000000 0 1 -> 0xcb000002 0x00000080 +01222 sub.s 0xcb000003 0xbeffffff 0x00000000 0 1 -> 0xcb000002 0x00000080 +01223 sub.s 0xcb000003 0xbf000001 0x00000000 0 1 -> 0xcb000002 0x00000080 +01224 sub.s 0x1e000000 0x12000000 0x00000000 0 1 -> 0x1dffffff 0x00000000 +01225 sub.s 0x1e000000 0x11ffffff 0x00000000 0 1 -> 0x1dffffff 0x00000080 +01226 sub.s 0x1e000000 0x12000001 0x00000000 0 1 -> 0x1dfffffe 0x00000080 +01227 sub.s 0x9e000000 0x92000000 0x00000000 0 1 -> 0x9dffffff 0x00000000 +01228 sub.s 0x9e000000 0x91ffffff 0x00000000 0 1 -> 0x9dffffff 0x00000080 +01229 sub.s 0x9e000000 0x92000001 0x00000000 0 1 -> 0x9dfffffe 0x00000080 +01230 sub.s 0x1e000001 0x12000000 0x00000000 0 1 -> 0x1e000000 0x00000080 +01231 sub.s 0x1e000001 0x11ffffff 0x00000000 0 1 -> 0x1e000000 0x00000080 +01232 sub.s 0x1e000001 0x12000001 0x00000000 0 1 -> 0x1e000000 0x00000080 +01233 sub.s 0x9e000001 0x92000000 0x00000000 0 1 -> 0x9e000000 0x00000080 +01234 sub.s 0x9e000001 0x91ffffff 0x00000000 0 1 -> 0x9e000000 0x00000080 +01235 sub.s 0x9e000001 0x92000001 0x00000000 0 1 -> 0x9e000000 0x00000080 +01236 sub.s 0x1e400000 0x12000000 0x00000000 0 1 -> 0x1e3fffff 0x00000080 +01237 sub.s 0x1e400000 0x11ffffff 0x00000000 0 1 -> 0x1e3fffff 0x00000080 +01238 sub.s 0x1e400000 0x12000001 0x00000000 0 1 -> 0x1e3fffff 0x00000080 +01239 sub.s 0x9e400000 0x92000000 0x00000000 0 1 -> 0x9e3fffff 0x00000080 +01240 sub.s 0x9e400000 0x91ffffff 0x00000000 0 1 -> 0x9e3fffff 0x00000080 +01241 sub.s 0x9e400000 0x92000001 0x00000000 0 1 -> 0x9e3fffff 0x00000080 +01242 sub.s 0x1e7fffff 0x12000000 0x00000000 0 1 -> 0x1e7ffffe 0x00000080 +01243 sub.s 0x1e7fffff 0x11ffffff 0x00000000 0 1 -> 0x1e7ffffe 0x00000080 +01244 sub.s 0x1e7fffff 0x12000001 0x00000000 0 1 -> 0x1e7ffffe 0x00000080 +01245 sub.s 0x9e7fffff 0x92000000 0x00000000 0 1 -> 0x9e7ffffe 0x00000080 +01246 sub.s 0x9e7fffff 0x91ffffff 0x00000000 0 1 -> 0x9e7ffffe 0x00000080 +01247 sub.s 0x9e7fffff 0x92000001 0x00000000 0 1 -> 0x9e7ffffe 0x00000080 +01248 sub.s 0x1e000002 0x12000000 0x00000000 0 1 -> 0x1e000001 0x00000080 +01249 sub.s 0x1e000002 0x11ffffff 0x00000000 0 1 -> 0x1e000001 0x00000080 +01250 sub.s 0x1e000002 0x12000001 0x00000000 0 1 -> 0x1e000001 0x00000080 +01251 sub.s 0x9e000002 0x92000000 0x00000000 0 1 -> 0x9e000001 0x00000080 +01252 sub.s 0x9e000002 0x91ffffff 0x00000000 0 1 -> 0x9e000001 0x00000080 +01253 sub.s 0x9e000002 0x92000001 0x00000000 0 1 -> 0x9e000001 0x00000080 +01254 sub.s 0x1e000003 0x12000000 0x00000000 0 1 -> 0x1e000002 0x00000080 +01255 sub.s 0x1e000003 0x11ffffff 0x00000000 0 1 -> 0x1e000002 0x00000080 +01256 sub.s 0x1e000003 0x12000001 0x00000000 0 1 -> 0x1e000002 0x00000080 +01257 sub.s 0x9e000003 0x92000000 0x00000000 0 1 -> 0x9e000002 0x00000080 +01258 sub.s 0x9e000003 0x91ffffff 0x00000000 0 1 -> 0x9e000002 0x00000080 +01259 sub.s 0x9e000003 0x92000001 0x00000000 0 1 -> 0x9e000002 0x00000080 +01260 sub.s 0x64000000 0x58000000 0x00000000 0 1 -> 0x63ffffff 0x00000000 +01261 sub.s 0x64000000 0x57ffffff 0x00000000 0 1 -> 0x63ffffff 0x00000080 +01262 sub.s 0x64000000 0x58000001 0x00000000 0 1 -> 0x63fffffe 0x00000080 +01263 sub.s 0xe4000000 0xd8000000 0x00000000 0 1 -> 0xe3ffffff 0x00000000 +01264 sub.s 0xe4000000 0xd7ffffff 0x00000000 0 1 -> 0xe3ffffff 0x00000080 +01265 sub.s 0xe4000000 0xd8000001 0x00000000 0 1 -> 0xe3fffffe 0x00000080 +01266 sub.s 0x64000001 0x58000000 0x00000000 0 1 -> 0x64000000 0x00000080 +01267 sub.s 0x64000001 0x57ffffff 0x00000000 0 1 -> 0x64000000 0x00000080 +01268 sub.s 0x64000001 0x58000001 0x00000000 0 1 -> 0x64000000 0x00000080 +01269 sub.s 0xe4000001 0xd8000000 0x00000000 0 1 -> 0xe4000000 0x00000080 +01270 sub.s 0xe4000001 0xd7ffffff 0x00000000 0 1 -> 0xe4000000 0x00000080 +01271 sub.s 0xe4000001 0xd8000001 0x00000000 0 1 -> 0xe4000000 0x00000080 +01272 sub.s 0x64400000 0x58000000 0x00000000 0 1 -> 0x643fffff 0x00000080 +01273 sub.s 0x64400000 0x57ffffff 0x00000000 0 1 -> 0x643fffff 0x00000080 +01274 sub.s 0x64400000 0x58000001 0x00000000 0 1 -> 0x643fffff 0x00000080 +01275 sub.s 0xe4400000 0xd8000000 0x00000000 0 1 -> 0xe43fffff 0x00000080 +01276 sub.s 0xe4400000 0xd7ffffff 0x00000000 0 1 -> 0xe43fffff 0x00000080 +01277 sub.s 0xe4400000 0xd8000001 0x00000000 0 1 -> 0xe43fffff 0x00000080 +01278 sub.s 0x647fffff 0x58000000 0x00000000 0 1 -> 0x647ffffe 0x00000080 +01279 sub.s 0x647fffff 0x57ffffff 0x00000000 0 1 -> 0x647ffffe 0x00000080 +01280 sub.s 0x647fffff 0x58000001 0x00000000 0 1 -> 0x647ffffe 0x00000080 +01281 sub.s 0xe47fffff 0xd8000000 0x00000000 0 1 -> 0xe47ffffe 0x00000080 +01282 sub.s 0xe47fffff 0xd7ffffff 0x00000000 0 1 -> 0xe47ffffe 0x00000080 +01283 sub.s 0xe47fffff 0xd8000001 0x00000000 0 1 -> 0xe47ffffe 0x00000080 +01284 sub.s 0x64000002 0x58000000 0x00000000 0 1 -> 0x64000001 0x00000080 +01285 sub.s 0x64000002 0x57ffffff 0x00000000 0 1 -> 0x64000001 0x00000080 +01286 sub.s 0x64000002 0x58000001 0x00000000 0 1 -> 0x64000001 0x00000080 +01287 sub.s 0xe4000002 0xd8000000 0x00000000 0 1 -> 0xe4000001 0x00000080 +01288 sub.s 0xe4000002 0xd7ffffff 0x00000000 0 1 -> 0xe4000001 0x00000080 +01289 sub.s 0xe4000002 0xd8000001 0x00000000 0 1 -> 0xe4000001 0x00000080 +01290 sub.s 0x64000003 0x58000000 0x00000000 0 1 -> 0x64000002 0x00000080 +01291 sub.s 0x64000003 0x57ffffff 0x00000000 0 1 -> 0x64000002 0x00000080 +01292 sub.s 0x64000003 0x58000001 0x00000000 0 1 -> 0x64000002 0x00000080 +01293 sub.s 0xe4000003 0xd8000000 0x00000000 0 1 -> 0xe4000002 0x00000080 +01294 sub.s 0xe4000003 0xd7ffffff 0x00000000 0 1 -> 0xe4000002 0x00000080 +01295 sub.s 0xe4000003 0xd8000001 0x00000000 0 1 -> 0xe4000002 0x00000080 +01296 sub.s 0x3f800000 0x33800000 0x00000000 0 2 -> 0x3f7fffff 0x00000000 +01297 sub.s 0x3f800000 0x337fffff 0x00000000 0 2 -> 0x3f800000 0x00000080 +01298 sub.s 0x3f800000 0x33800001 0x00000000 0 2 -> 0x3f7fffff 0x00000080 +01299 sub.s 0xbf800000 0xb3800000 0x00000000 0 2 -> 0xbf7fffff 0x00000000 +01300 sub.s 0xbf800000 0xb37fffff 0x00000000 0 2 -> 0xbf7fffff 0x00000080 +01301 sub.s 0xbf800000 0xb3800001 0x00000000 0 2 -> 0xbf7ffffe 0x00000080 +01302 sub.s 0x3f800001 0x33800000 0x00000000 0 2 -> 0x3f800001 0x00000080 +01303 sub.s 0x3f800001 0x337fffff 0x00000000 0 2 -> 0x3f800001 0x00000080 +01304 sub.s 0x3f800001 0x33800001 0x00000000 0 2 -> 0x3f800001 0x00000080 +01305 sub.s 0xbf800001 0xb3800000 0x00000000 0 2 -> 0xbf800000 0x00000080 +01306 sub.s 0xbf800001 0xb37fffff 0x00000000 0 2 -> 0xbf800000 0x00000080 +01307 sub.s 0xbf800001 0xb3800001 0x00000000 0 2 -> 0xbf800000 0x00000080 +01308 sub.s 0x3fc00000 0x33800000 0x00000000 0 2 -> 0x3fc00000 0x00000080 +01309 sub.s 0x3fc00000 0x337fffff 0x00000000 0 2 -> 0x3fc00000 0x00000080 +01310 sub.s 0x3fc00000 0x33800001 0x00000000 0 2 -> 0x3fc00000 0x00000080 +01311 sub.s 0xbfc00000 0xb3800000 0x00000000 0 2 -> 0xbfbfffff 0x00000080 +01312 sub.s 0xbfc00000 0xb37fffff 0x00000000 0 2 -> 0xbfbfffff 0x00000080 +01313 sub.s 0xbfc00000 0xb3800001 0x00000000 0 2 -> 0xbfbfffff 0x00000080 +01314 sub.s 0x3fffffff 0x33800000 0x00000000 0 2 -> 0x3fffffff 0x00000080 +01315 sub.s 0x3fffffff 0x337fffff 0x00000000 0 2 -> 0x3fffffff 0x00000080 +01316 sub.s 0x3fffffff 0x33800001 0x00000000 0 2 -> 0x3fffffff 0x00000080 +01317 sub.s 0xbfffffff 0xb3800000 0x00000000 0 2 -> 0xbffffffe 0x00000080 +01318 sub.s 0xbfffffff 0xb37fffff 0x00000000 0 2 -> 0xbffffffe 0x00000080 +01319 sub.s 0xbfffffff 0xb3800001 0x00000000 0 2 -> 0xbffffffe 0x00000080 +01320 sub.s 0x3f800002 0x33800000 0x00000000 0 2 -> 0x3f800002 0x00000080 +01321 sub.s 0x3f800002 0x337fffff 0x00000000 0 2 -> 0x3f800002 0x00000080 +01322 sub.s 0x3f800002 0x33800001 0x00000000 0 2 -> 0x3f800002 0x00000080 +01323 sub.s 0xbf800002 0xb3800000 0x00000000 0 2 -> 0xbf800001 0x00000080 +01324 sub.s 0xbf800002 0xb37fffff 0x00000000 0 2 -> 0xbf800001 0x00000080 +01325 sub.s 0xbf800002 0xb3800001 0x00000000 0 2 -> 0xbf800001 0x00000080 +01326 sub.s 0x3f800003 0x33800000 0x00000000 0 2 -> 0x3f800003 0x00000080 +01327 sub.s 0x3f800003 0x337fffff 0x00000000 0 2 -> 0x3f800003 0x00000080 +01328 sub.s 0x3f800003 0x33800001 0x00000000 0 2 -> 0x3f800003 0x00000080 +01329 sub.s 0xbf800003 0xb3800000 0x00000000 0 2 -> 0xbf800002 0x00000080 +01330 sub.s 0xbf800003 0xb37fffff 0x00000000 0 2 -> 0xbf800002 0x00000080 +01331 sub.s 0xbf800003 0xb3800001 0x00000000 0 2 -> 0xbf800002 0x00000080 +01332 sub.s 0x41000000 0x35000000 0x00000000 0 2 -> 0x40ffffff 0x00000000 +01333 sub.s 0x41000000 0x34ffffff 0x00000000 0 2 -> 0x41000000 0x00000080 +01334 sub.s 0x41000000 0x35000001 0x00000000 0 2 -> 0x40ffffff 0x00000080 +01335 sub.s 0xc1000000 0xb5000000 0x00000000 0 2 -> 0xc0ffffff 0x00000000 +01336 sub.s 0xc1000000 0xb4ffffff 0x00000000 0 2 -> 0xc0ffffff 0x00000080 +01337 sub.s 0xc1000000 0xb5000001 0x00000000 0 2 -> 0xc0fffffe 0x00000080 +01338 sub.s 0x41000001 0x35000000 0x00000000 0 2 -> 0x41000001 0x00000080 +01339 sub.s 0x41000001 0x34ffffff 0x00000000 0 2 -> 0x41000001 0x00000080 +01340 sub.s 0x41000001 0x35000001 0x00000000 0 2 -> 0x41000001 0x00000080 +01341 sub.s 0xc1000001 0xb5000000 0x00000000 0 2 -> 0xc1000000 0x00000080 +01342 sub.s 0xc1000001 0xb4ffffff 0x00000000 0 2 -> 0xc1000000 0x00000080 +01343 sub.s 0xc1000001 0xb5000001 0x00000000 0 2 -> 0xc1000000 0x00000080 +01344 sub.s 0x41400000 0x35000000 0x00000000 0 2 -> 0x41400000 0x00000080 +01345 sub.s 0x41400000 0x34ffffff 0x00000000 0 2 -> 0x41400000 0x00000080 +01346 sub.s 0x41400000 0x35000001 0x00000000 0 2 -> 0x41400000 0x00000080 +01347 sub.s 0xc1400000 0xb5000000 0x00000000 0 2 -> 0xc13fffff 0x00000080 +01348 sub.s 0xc1400000 0xb4ffffff 0x00000000 0 2 -> 0xc13fffff 0x00000080 +01349 sub.s 0xc1400000 0xb5000001 0x00000000 0 2 -> 0xc13fffff 0x00000080 +01350 sub.s 0x417fffff 0x35000000 0x00000000 0 2 -> 0x417fffff 0x00000080 +01351 sub.s 0x417fffff 0x34ffffff 0x00000000 0 2 -> 0x417fffff 0x00000080 +01352 sub.s 0x417fffff 0x35000001 0x00000000 0 2 -> 0x417fffff 0x00000080 +01353 sub.s 0xc17fffff 0xb5000000 0x00000000 0 2 -> 0xc17ffffe 0x00000080 +01354 sub.s 0xc17fffff 0xb4ffffff 0x00000000 0 2 -> 0xc17ffffe 0x00000080 +01355 sub.s 0xc17fffff 0xb5000001 0x00000000 0 2 -> 0xc17ffffe 0x00000080 +01356 sub.s 0x41000002 0x35000000 0x00000000 0 2 -> 0x41000002 0x00000080 +01357 sub.s 0x41000002 0x34ffffff 0x00000000 0 2 -> 0x41000002 0x00000080 +01358 sub.s 0x41000002 0x35000001 0x00000000 0 2 -> 0x41000002 0x00000080 +01359 sub.s 0xc1000002 0xb5000000 0x00000000 0 2 -> 0xc1000001 0x00000080 +01360 sub.s 0xc1000002 0xb4ffffff 0x00000000 0 2 -> 0xc1000001 0x00000080 +01361 sub.s 0xc1000002 0xb5000001 0x00000000 0 2 -> 0xc1000001 0x00000080 +01362 sub.s 0x41000003 0x35000000 0x00000000 0 2 -> 0x41000003 0x00000080 +01363 sub.s 0x41000003 0x34ffffff 0x00000000 0 2 -> 0x41000003 0x00000080 +01364 sub.s 0x41000003 0x35000001 0x00000000 0 2 -> 0x41000003 0x00000080 +01365 sub.s 0xc1000003 0xb5000000 0x00000000 0 2 -> 0xc1000002 0x00000080 +01366 sub.s 0xc1000003 0xb4ffffff 0x00000000 0 2 -> 0xc1000002 0x00000080 +01367 sub.s 0xc1000003 0xb5000001 0x00000000 0 2 -> 0xc1000002 0x00000080 +01368 sub.s 0x32000000 0x26000000 0x00000000 0 2 -> 0x31ffffff 0x00000000 +01369 sub.s 0x32000000 0x25ffffff 0x00000000 0 2 -> 0x32000000 0x00000080 +01370 sub.s 0x32000000 0x26000001 0x00000000 0 2 -> 0x31ffffff 0x00000080 +01371 sub.s 0xb2000000 0xa6000000 0x00000000 0 2 -> 0xb1ffffff 0x00000000 +01372 sub.s 0xb2000000 0xa5ffffff 0x00000000 0 2 -> 0xb1ffffff 0x00000080 +01373 sub.s 0xb2000000 0xa6000001 0x00000000 0 2 -> 0xb1fffffe 0x00000080 +01374 sub.s 0x32000001 0x26000000 0x00000000 0 2 -> 0x32000001 0x00000080 +01375 sub.s 0x32000001 0x25ffffff 0x00000000 0 2 -> 0x32000001 0x00000080 +01376 sub.s 0x32000001 0x26000001 0x00000000 0 2 -> 0x32000001 0x00000080 +01377 sub.s 0xb2000001 0xa6000000 0x00000000 0 2 -> 0xb2000000 0x00000080 +01378 sub.s 0xb2000001 0xa5ffffff 0x00000000 0 2 -> 0xb2000000 0x00000080 +01379 sub.s 0xb2000001 0xa6000001 0x00000000 0 2 -> 0xb2000000 0x00000080 +01380 sub.s 0x32400000 0x26000000 0x00000000 0 2 -> 0x32400000 0x00000080 +01381 sub.s 0x32400000 0x25ffffff 0x00000000 0 2 -> 0x32400000 0x00000080 +01382 sub.s 0x32400000 0x26000001 0x00000000 0 2 -> 0x32400000 0x00000080 +01383 sub.s 0xb2400000 0xa6000000 0x00000000 0 2 -> 0xb23fffff 0x00000080 +01384 sub.s 0xb2400000 0xa5ffffff 0x00000000 0 2 -> 0xb23fffff 0x00000080 +01385 sub.s 0xb2400000 0xa6000001 0x00000000 0 2 -> 0xb23fffff 0x00000080 +01386 sub.s 0x327fffff 0x26000000 0x00000000 0 2 -> 0x327fffff 0x00000080 +01387 sub.s 0x327fffff 0x25ffffff 0x00000000 0 2 -> 0x327fffff 0x00000080 +01388 sub.s 0x327fffff 0x26000001 0x00000000 0 2 -> 0x327fffff 0x00000080 +01389 sub.s 0xb27fffff 0xa6000000 0x00000000 0 2 -> 0xb27ffffe 0x00000080 +01390 sub.s 0xb27fffff 0xa5ffffff 0x00000000 0 2 -> 0xb27ffffe 0x00000080 +01391 sub.s 0xb27fffff 0xa6000001 0x00000000 0 2 -> 0xb27ffffe 0x00000080 +01392 sub.s 0x32000002 0x26000000 0x00000000 0 2 -> 0x32000002 0x00000080 +01393 sub.s 0x32000002 0x25ffffff 0x00000000 0 2 -> 0x32000002 0x00000080 +01394 sub.s 0x32000002 0x26000001 0x00000000 0 2 -> 0x32000002 0x00000080 +01395 sub.s 0xb2000002 0xa6000000 0x00000000 0 2 -> 0xb2000001 0x00000080 +01396 sub.s 0xb2000002 0xa5ffffff 0x00000000 0 2 -> 0xb2000001 0x00000080 +01397 sub.s 0xb2000002 0xa6000001 0x00000000 0 2 -> 0xb2000001 0x00000080 +01398 sub.s 0x32000003 0x26000000 0x00000000 0 2 -> 0x32000003 0x00000080 +01399 sub.s 0x32000003 0x25ffffff 0x00000000 0 2 -> 0x32000003 0x00000080 +01400 sub.s 0x32000003 0x26000001 0x00000000 0 2 -> 0x32000003 0x00000080 +01401 sub.s 0xb2000003 0xa6000000 0x00000000 0 2 -> 0xb2000002 0x00000080 +01402 sub.s 0xb2000003 0xa5ffffff 0x00000000 0 2 -> 0xb2000002 0x00000080 +01403 sub.s 0xb2000003 0xa6000001 0x00000000 0 2 -> 0xb2000002 0x00000080 +01404 sub.s 0x4b000000 0x3f000000 0x00000000 0 2 -> 0x4affffff 0x00000000 +01405 sub.s 0x4b000000 0x3effffff 0x00000000 0 2 -> 0x4b000000 0x00000080 +01406 sub.s 0x4b000000 0x3f000001 0x00000000 0 2 -> 0x4affffff 0x00000080 +01407 sub.s 0xcb000000 0xbf000000 0x00000000 0 2 -> 0xcaffffff 0x00000000 +01408 sub.s 0xcb000000 0xbeffffff 0x00000000 0 2 -> 0xcaffffff 0x00000080 +01409 sub.s 0xcb000000 0xbf000001 0x00000000 0 2 -> 0xcafffffe 0x00000080 +01410 sub.s 0x4b000001 0x3f000000 0x00000000 0 2 -> 0x4b000001 0x00000080 +01411 sub.s 0x4b000001 0x3effffff 0x00000000 0 2 -> 0x4b000001 0x00000080 +01412 sub.s 0x4b000001 0x3f000001 0x00000000 0 2 -> 0x4b000001 0x00000080 +01413 sub.s 0xcb000001 0xbf000000 0x00000000 0 2 -> 0xcb000000 0x00000080 +01414 sub.s 0xcb000001 0xbeffffff 0x00000000 0 2 -> 0xcb000000 0x00000080 +01415 sub.s 0xcb000001 0xbf000001 0x00000000 0 2 -> 0xcb000000 0x00000080 +01416 sub.s 0x4b400000 0x3f000000 0x00000000 0 2 -> 0x4b400000 0x00000080 +01417 sub.s 0x4b400000 0x3effffff 0x00000000 0 2 -> 0x4b400000 0x00000080 +01418 sub.s 0x4b400000 0x3f000001 0x00000000 0 2 -> 0x4b400000 0x00000080 +01419 sub.s 0xcb400000 0xbf000000 0x00000000 0 2 -> 0xcb3fffff 0x00000080 +01420 sub.s 0xcb400000 0xbeffffff 0x00000000 0 2 -> 0xcb3fffff 0x00000080 +01421 sub.s 0xcb400000 0xbf000001 0x00000000 0 2 -> 0xcb3fffff 0x00000080 +01422 sub.s 0x4b7fffff 0x3f000000 0x00000000 0 2 -> 0x4b7fffff 0x00000080 +01423 sub.s 0x4b7fffff 0x3effffff 0x00000000 0 2 -> 0x4b7fffff 0x00000080 +01424 sub.s 0x4b7fffff 0x3f000001 0x00000000 0 2 -> 0x4b7fffff 0x00000080 +01425 sub.s 0xcb7fffff 0xbf000000 0x00000000 0 2 -> 0xcb7ffffe 0x00000080 +01426 sub.s 0xcb7fffff 0xbeffffff 0x00000000 0 2 -> 0xcb7ffffe 0x00000080 +01427 sub.s 0xcb7fffff 0xbf000001 0x00000000 0 2 -> 0xcb7ffffe 0x00000080 +01428 sub.s 0x4b000002 0x3f000000 0x00000000 0 2 -> 0x4b000002 0x00000080 +01429 sub.s 0x4b000002 0x3effffff 0x00000000 0 2 -> 0x4b000002 0x00000080 +01430 sub.s 0x4b000002 0x3f000001 0x00000000 0 2 -> 0x4b000002 0x00000080 +01431 sub.s 0xcb000002 0xbf000000 0x00000000 0 2 -> 0xcb000001 0x00000080 +01432 sub.s 0xcb000002 0xbeffffff 0x00000000 0 2 -> 0xcb000001 0x00000080 +01433 sub.s 0xcb000002 0xbf000001 0x00000000 0 2 -> 0xcb000001 0x00000080 +01434 sub.s 0x4b000003 0x3f000000 0x00000000 0 2 -> 0x4b000003 0x00000080 +01435 sub.s 0x4b000003 0x3effffff 0x00000000 0 2 -> 0x4b000003 0x00000080 +01436 sub.s 0x4b000003 0x3f000001 0x00000000 0 2 -> 0x4b000003 0x00000080 +01437 sub.s 0xcb000003 0xbf000000 0x00000000 0 2 -> 0xcb000002 0x00000080 +01438 sub.s 0xcb000003 0xbeffffff 0x00000000 0 2 -> 0xcb000002 0x00000080 +01439 sub.s 0xcb000003 0xbf000001 0x00000000 0 2 -> 0xcb000002 0x00000080 +01440 sub.s 0x1e000000 0x12000000 0x00000000 0 2 -> 0x1dffffff 0x00000000 +01441 sub.s 0x1e000000 0x11ffffff 0x00000000 0 2 -> 0x1e000000 0x00000080 +01442 sub.s 0x1e000000 0x12000001 0x00000000 0 2 -> 0x1dffffff 0x00000080 +01443 sub.s 0x9e000000 0x92000000 0x00000000 0 2 -> 0x9dffffff 0x00000000 +01444 sub.s 0x9e000000 0x91ffffff 0x00000000 0 2 -> 0x9dffffff 0x00000080 +01445 sub.s 0x9e000000 0x92000001 0x00000000 0 2 -> 0x9dfffffe 0x00000080 +01446 sub.s 0x1e000001 0x12000000 0x00000000 0 2 -> 0x1e000001 0x00000080 +01447 sub.s 0x1e000001 0x11ffffff 0x00000000 0 2 -> 0x1e000001 0x00000080 +01448 sub.s 0x1e000001 0x12000001 0x00000000 0 2 -> 0x1e000001 0x00000080 +01449 sub.s 0x9e000001 0x92000000 0x00000000 0 2 -> 0x9e000000 0x00000080 +01450 sub.s 0x9e000001 0x91ffffff 0x00000000 0 2 -> 0x9e000000 0x00000080 +01451 sub.s 0x9e000001 0x92000001 0x00000000 0 2 -> 0x9e000000 0x00000080 +01452 sub.s 0x1e400000 0x12000000 0x00000000 0 2 -> 0x1e400000 0x00000080 +01453 sub.s 0x1e400000 0x11ffffff 0x00000000 0 2 -> 0x1e400000 0x00000080 +01454 sub.s 0x1e400000 0x12000001 0x00000000 0 2 -> 0x1e400000 0x00000080 +01455 sub.s 0x9e400000 0x92000000 0x00000000 0 2 -> 0x9e3fffff 0x00000080 +01456 sub.s 0x9e400000 0x91ffffff 0x00000000 0 2 -> 0x9e3fffff 0x00000080 +01457 sub.s 0x9e400000 0x92000001 0x00000000 0 2 -> 0x9e3fffff 0x00000080 +01458 sub.s 0x1e7fffff 0x12000000 0x00000000 0 2 -> 0x1e7fffff 0x00000080 +01459 sub.s 0x1e7fffff 0x11ffffff 0x00000000 0 2 -> 0x1e7fffff 0x00000080 +01460 sub.s 0x1e7fffff 0x12000001 0x00000000 0 2 -> 0x1e7fffff 0x00000080 +01461 sub.s 0x9e7fffff 0x92000000 0x00000000 0 2 -> 0x9e7ffffe 0x00000080 +01462 sub.s 0x9e7fffff 0x91ffffff 0x00000000 0 2 -> 0x9e7ffffe 0x00000080 +01463 sub.s 0x9e7fffff 0x92000001 0x00000000 0 2 -> 0x9e7ffffe 0x00000080 +01464 sub.s 0x1e000002 0x12000000 0x00000000 0 2 -> 0x1e000002 0x00000080 +01465 sub.s 0x1e000002 0x11ffffff 0x00000000 0 2 -> 0x1e000002 0x00000080 +01466 sub.s 0x1e000002 0x12000001 0x00000000 0 2 -> 0x1e000002 0x00000080 +01467 sub.s 0x9e000002 0x92000000 0x00000000 0 2 -> 0x9e000001 0x00000080 +01468 sub.s 0x9e000002 0x91ffffff 0x00000000 0 2 -> 0x9e000001 0x00000080 +01469 sub.s 0x9e000002 0x92000001 0x00000000 0 2 -> 0x9e000001 0x00000080 +01470 sub.s 0x1e000003 0x12000000 0x00000000 0 2 -> 0x1e000003 0x00000080 +01471 sub.s 0x1e000003 0x11ffffff 0x00000000 0 2 -> 0x1e000003 0x00000080 +01472 sub.s 0x1e000003 0x12000001 0x00000000 0 2 -> 0x1e000003 0x00000080 +01473 sub.s 0x9e000003 0x92000000 0x00000000 0 2 -> 0x9e000002 0x00000080 +01474 sub.s 0x9e000003 0x91ffffff 0x00000000 0 2 -> 0x9e000002 0x00000080 +01475 sub.s 0x9e000003 0x92000001 0x00000000 0 2 -> 0x9e000002 0x00000080 +01476 sub.s 0x64000000 0x58000000 0x00000000 0 2 -> 0x63ffffff 0x00000000 +01477 sub.s 0x64000000 0x57ffffff 0x00000000 0 2 -> 0x64000000 0x00000080 +01478 sub.s 0x64000000 0x58000001 0x00000000 0 2 -> 0x63ffffff 0x00000080 +01479 sub.s 0xe4000000 0xd8000000 0x00000000 0 2 -> 0xe3ffffff 0x00000000 +01480 sub.s 0xe4000000 0xd7ffffff 0x00000000 0 2 -> 0xe3ffffff 0x00000080 +01481 sub.s 0xe4000000 0xd8000001 0x00000000 0 2 -> 0xe3fffffe 0x00000080 +01482 sub.s 0x64000001 0x58000000 0x00000000 0 2 -> 0x64000001 0x00000080 +01483 sub.s 0x64000001 0x57ffffff 0x00000000 0 2 -> 0x64000001 0x00000080 +01484 sub.s 0x64000001 0x58000001 0x00000000 0 2 -> 0x64000001 0x00000080 +01485 sub.s 0xe4000001 0xd8000000 0x00000000 0 2 -> 0xe4000000 0x00000080 +01486 sub.s 0xe4000001 0xd7ffffff 0x00000000 0 2 -> 0xe4000000 0x00000080 +01487 sub.s 0xe4000001 0xd8000001 0x00000000 0 2 -> 0xe4000000 0x00000080 +01488 sub.s 0x64400000 0x58000000 0x00000000 0 2 -> 0x64400000 0x00000080 +01489 sub.s 0x64400000 0x57ffffff 0x00000000 0 2 -> 0x64400000 0x00000080 +01490 sub.s 0x64400000 0x58000001 0x00000000 0 2 -> 0x64400000 0x00000080 +01491 sub.s 0xe4400000 0xd8000000 0x00000000 0 2 -> 0xe43fffff 0x00000080 +01492 sub.s 0xe4400000 0xd7ffffff 0x00000000 0 2 -> 0xe43fffff 0x00000080 +01493 sub.s 0xe4400000 0xd8000001 0x00000000 0 2 -> 0xe43fffff 0x00000080 +01494 sub.s 0x647fffff 0x58000000 0x00000000 0 2 -> 0x647fffff 0x00000080 +01495 sub.s 0x647fffff 0x57ffffff 0x00000000 0 2 -> 0x647fffff 0x00000080 +01496 sub.s 0x647fffff 0x58000001 0x00000000 0 2 -> 0x647fffff 0x00000080 +01497 sub.s 0xe47fffff 0xd8000000 0x00000000 0 2 -> 0xe47ffffe 0x00000080 +01498 sub.s 0xe47fffff 0xd7ffffff 0x00000000 0 2 -> 0xe47ffffe 0x00000080 +01499 sub.s 0xe47fffff 0xd8000001 0x00000000 0 2 -> 0xe47ffffe 0x00000080 +01500 sub.s 0x64000002 0x58000000 0x00000000 0 2 -> 0x64000002 0x00000080 +01501 sub.s 0x64000002 0x57ffffff 0x00000000 0 2 -> 0x64000002 0x00000080 +01502 sub.s 0x64000002 0x58000001 0x00000000 0 2 -> 0x64000002 0x00000080 +01503 sub.s 0xe4000002 0xd8000000 0x00000000 0 2 -> 0xe4000001 0x00000080 +01504 sub.s 0xe4000002 0xd7ffffff 0x00000000 0 2 -> 0xe4000001 0x00000080 +01505 sub.s 0xe4000002 0xd8000001 0x00000000 0 2 -> 0xe4000001 0x00000080 +01506 sub.s 0x64000003 0x58000000 0x00000000 0 2 -> 0x64000003 0x00000080 +01507 sub.s 0x64000003 0x57ffffff 0x00000000 0 2 -> 0x64000003 0x00000080 +01508 sub.s 0x64000003 0x58000001 0x00000000 0 2 -> 0x64000003 0x00000080 +01509 sub.s 0xe4000003 0xd8000000 0x00000000 0 2 -> 0xe4000002 0x00000080 +01510 sub.s 0xe4000003 0xd7ffffff 0x00000000 0 2 -> 0xe4000002 0x00000080 +01511 sub.s 0xe4000003 0xd8000001 0x00000000 0 2 -> 0xe4000002 0x00000080 +01512 sub.s 0x3f800000 0x33800000 0x00000000 0 3 -> 0x3f7fffff 0x00000000 +01513 sub.s 0x3f800000 0x337fffff 0x00000000 0 3 -> 0x3f7fffff 0x00000080 +01514 sub.s 0x3f800000 0x33800001 0x00000000 0 3 -> 0x3f7ffffe 0x00000080 +01515 sub.s 0xbf800000 0xb3800000 0x00000000 0 3 -> 0xbf7fffff 0x00000000 +01516 sub.s 0xbf800000 0xb37fffff 0x00000000 0 3 -> 0xbf800000 0x00000080 +01517 sub.s 0xbf800000 0xb3800001 0x00000000 0 3 -> 0xbf7fffff 0x00000080 +01518 sub.s 0x3f800001 0x33800000 0x00000000 0 3 -> 0x3f800000 0x00000080 +01519 sub.s 0x3f800001 0x337fffff 0x00000000 0 3 -> 0x3f800000 0x00000080 +01520 sub.s 0x3f800001 0x33800001 0x00000000 0 3 -> 0x3f800000 0x00000080 +01521 sub.s 0xbf800001 0xb3800000 0x00000000 0 3 -> 0xbf800001 0x00000080 +01522 sub.s 0xbf800001 0xb37fffff 0x00000000 0 3 -> 0xbf800001 0x00000080 +01523 sub.s 0xbf800001 0xb3800001 0x00000000 0 3 -> 0xbf800001 0x00000080 +01524 sub.s 0x3fc00000 0x33800000 0x00000000 0 3 -> 0x3fbfffff 0x00000080 +01525 sub.s 0x3fc00000 0x337fffff 0x00000000 0 3 -> 0x3fbfffff 0x00000080 +01526 sub.s 0x3fc00000 0x33800001 0x00000000 0 3 -> 0x3fbfffff 0x00000080 +01527 sub.s 0xbfc00000 0xb3800000 0x00000000 0 3 -> 0xbfc00000 0x00000080 +01528 sub.s 0xbfc00000 0xb37fffff 0x00000000 0 3 -> 0xbfc00000 0x00000080 +01529 sub.s 0xbfc00000 0xb3800001 0x00000000 0 3 -> 0xbfc00000 0x00000080 +01530 sub.s 0x3fffffff 0x33800000 0x00000000 0 3 -> 0x3ffffffe 0x00000080 +01531 sub.s 0x3fffffff 0x337fffff 0x00000000 0 3 -> 0x3ffffffe 0x00000080 +01532 sub.s 0x3fffffff 0x33800001 0x00000000 0 3 -> 0x3ffffffe 0x00000080 +01533 sub.s 0xbfffffff 0xb3800000 0x00000000 0 3 -> 0xbfffffff 0x00000080 +01534 sub.s 0xbfffffff 0xb37fffff 0x00000000 0 3 -> 0xbfffffff 0x00000080 +01535 sub.s 0xbfffffff 0xb3800001 0x00000000 0 3 -> 0xbfffffff 0x00000080 +01536 sub.s 0x3f800002 0x33800000 0x00000000 0 3 -> 0x3f800001 0x00000080 +01537 sub.s 0x3f800002 0x337fffff 0x00000000 0 3 -> 0x3f800001 0x00000080 +01538 sub.s 0x3f800002 0x33800001 0x00000000 0 3 -> 0x3f800001 0x00000080 +01539 sub.s 0xbf800002 0xb3800000 0x00000000 0 3 -> 0xbf800002 0x00000080 +01540 sub.s 0xbf800002 0xb37fffff 0x00000000 0 3 -> 0xbf800002 0x00000080 +01541 sub.s 0xbf800002 0xb3800001 0x00000000 0 3 -> 0xbf800002 0x00000080 +01542 sub.s 0x3f800003 0x33800000 0x00000000 0 3 -> 0x3f800002 0x00000080 +01543 sub.s 0x3f800003 0x337fffff 0x00000000 0 3 -> 0x3f800002 0x00000080 +01544 sub.s 0x3f800003 0x33800001 0x00000000 0 3 -> 0x3f800002 0x00000080 +01545 sub.s 0xbf800003 0xb3800000 0x00000000 0 3 -> 0xbf800003 0x00000080 +01546 sub.s 0xbf800003 0xb37fffff 0x00000000 0 3 -> 0xbf800003 0x00000080 +01547 sub.s 0xbf800003 0xb3800001 0x00000000 0 3 -> 0xbf800003 0x00000080 +01548 sub.s 0x41000000 0x35000000 0x00000000 0 3 -> 0x40ffffff 0x00000000 +01549 sub.s 0x41000000 0x34ffffff 0x00000000 0 3 -> 0x40ffffff 0x00000080 +01550 sub.s 0x41000000 0x35000001 0x00000000 0 3 -> 0x40fffffe 0x00000080 +01551 sub.s 0xc1000000 0xb5000000 0x00000000 0 3 -> 0xc0ffffff 0x00000000 +01552 sub.s 0xc1000000 0xb4ffffff 0x00000000 0 3 -> 0xc1000000 0x00000080 +01553 sub.s 0xc1000000 0xb5000001 0x00000000 0 3 -> 0xc0ffffff 0x00000080 +01554 sub.s 0x41000001 0x35000000 0x00000000 0 3 -> 0x41000000 0x00000080 +01555 sub.s 0x41000001 0x34ffffff 0x00000000 0 3 -> 0x41000000 0x00000080 +01556 sub.s 0x41000001 0x35000001 0x00000000 0 3 -> 0x41000000 0x00000080 +01557 sub.s 0xc1000001 0xb5000000 0x00000000 0 3 -> 0xc1000001 0x00000080 +01558 sub.s 0xc1000001 0xb4ffffff 0x00000000 0 3 -> 0xc1000001 0x00000080 +01559 sub.s 0xc1000001 0xb5000001 0x00000000 0 3 -> 0xc1000001 0x00000080 +01560 sub.s 0x41400000 0x35000000 0x00000000 0 3 -> 0x413fffff 0x00000080 +01561 sub.s 0x41400000 0x34ffffff 0x00000000 0 3 -> 0x413fffff 0x00000080 +01562 sub.s 0x41400000 0x35000001 0x00000000 0 3 -> 0x413fffff 0x00000080 +01563 sub.s 0xc1400000 0xb5000000 0x00000000 0 3 -> 0xc1400000 0x00000080 +01564 sub.s 0xc1400000 0xb4ffffff 0x00000000 0 3 -> 0xc1400000 0x00000080 +01565 sub.s 0xc1400000 0xb5000001 0x00000000 0 3 -> 0xc1400000 0x00000080 +01566 sub.s 0x417fffff 0x35000000 0x00000000 0 3 -> 0x417ffffe 0x00000080 +01567 sub.s 0x417fffff 0x34ffffff 0x00000000 0 3 -> 0x417ffffe 0x00000080 +01568 sub.s 0x417fffff 0x35000001 0x00000000 0 3 -> 0x417ffffe 0x00000080 +01569 sub.s 0xc17fffff 0xb5000000 0x00000000 0 3 -> 0xc17fffff 0x00000080 +01570 sub.s 0xc17fffff 0xb4ffffff 0x00000000 0 3 -> 0xc17fffff 0x00000080 +01571 sub.s 0xc17fffff 0xb5000001 0x00000000 0 3 -> 0xc17fffff 0x00000080 +01572 sub.s 0x41000002 0x35000000 0x00000000 0 3 -> 0x41000001 0x00000080 +01573 sub.s 0x41000002 0x34ffffff 0x00000000 0 3 -> 0x41000001 0x00000080 +01574 sub.s 0x41000002 0x35000001 0x00000000 0 3 -> 0x41000001 0x00000080 +01575 sub.s 0xc1000002 0xb5000000 0x00000000 0 3 -> 0xc1000002 0x00000080 +01576 sub.s 0xc1000002 0xb4ffffff 0x00000000 0 3 -> 0xc1000002 0x00000080 +01577 sub.s 0xc1000002 0xb5000001 0x00000000 0 3 -> 0xc1000002 0x00000080 +01578 sub.s 0x41000003 0x35000000 0x00000000 0 3 -> 0x41000002 0x00000080 +01579 sub.s 0x41000003 0x34ffffff 0x00000000 0 3 -> 0x41000002 0x00000080 +01580 sub.s 0x41000003 0x35000001 0x00000000 0 3 -> 0x41000002 0x00000080 +01581 sub.s 0xc1000003 0xb5000000 0x00000000 0 3 -> 0xc1000003 0x00000080 +01582 sub.s 0xc1000003 0xb4ffffff 0x00000000 0 3 -> 0xc1000003 0x00000080 +01583 sub.s 0xc1000003 0xb5000001 0x00000000 0 3 -> 0xc1000003 0x00000080 +01584 sub.s 0x32000000 0x26000000 0x00000000 0 3 -> 0x31ffffff 0x00000000 +01585 sub.s 0x32000000 0x25ffffff 0x00000000 0 3 -> 0x31ffffff 0x00000080 +01586 sub.s 0x32000000 0x26000001 0x00000000 0 3 -> 0x31fffffe 0x00000080 +01587 sub.s 0xb2000000 0xa6000000 0x00000000 0 3 -> 0xb1ffffff 0x00000000 +01588 sub.s 0xb2000000 0xa5ffffff 0x00000000 0 3 -> 0xb2000000 0x00000080 +01589 sub.s 0xb2000000 0xa6000001 0x00000000 0 3 -> 0xb1ffffff 0x00000080 +01590 sub.s 0x32000001 0x26000000 0x00000000 0 3 -> 0x32000000 0x00000080 +01591 sub.s 0x32000001 0x25ffffff 0x00000000 0 3 -> 0x32000000 0x00000080 +01592 sub.s 0x32000001 0x26000001 0x00000000 0 3 -> 0x32000000 0x00000080 +01593 sub.s 0xb2000001 0xa6000000 0x00000000 0 3 -> 0xb2000001 0x00000080 +01594 sub.s 0xb2000001 0xa5ffffff 0x00000000 0 3 -> 0xb2000001 0x00000080 +01595 sub.s 0xb2000001 0xa6000001 0x00000000 0 3 -> 0xb2000001 0x00000080 +01596 sub.s 0x32400000 0x26000000 0x00000000 0 3 -> 0x323fffff 0x00000080 +01597 sub.s 0x32400000 0x25ffffff 0x00000000 0 3 -> 0x323fffff 0x00000080 +01598 sub.s 0x32400000 0x26000001 0x00000000 0 3 -> 0x323fffff 0x00000080 +01599 sub.s 0xb2400000 0xa6000000 0x00000000 0 3 -> 0xb2400000 0x00000080 +01600 sub.s 0xb2400000 0xa5ffffff 0x00000000 0 3 -> 0xb2400000 0x00000080 +01601 sub.s 0xb2400000 0xa6000001 0x00000000 0 3 -> 0xb2400000 0x00000080 +01602 sub.s 0x327fffff 0x26000000 0x00000000 0 3 -> 0x327ffffe 0x00000080 +01603 sub.s 0x327fffff 0x25ffffff 0x00000000 0 3 -> 0x327ffffe 0x00000080 +01604 sub.s 0x327fffff 0x26000001 0x00000000 0 3 -> 0x327ffffe 0x00000080 +01605 sub.s 0xb27fffff 0xa6000000 0x00000000 0 3 -> 0xb27fffff 0x00000080 +01606 sub.s 0xb27fffff 0xa5ffffff 0x00000000 0 3 -> 0xb27fffff 0x00000080 +01607 sub.s 0xb27fffff 0xa6000001 0x00000000 0 3 -> 0xb27fffff 0x00000080 +01608 sub.s 0x32000002 0x26000000 0x00000000 0 3 -> 0x32000001 0x00000080 +01609 sub.s 0x32000002 0x25ffffff 0x00000000 0 3 -> 0x32000001 0x00000080 +01610 sub.s 0x32000002 0x26000001 0x00000000 0 3 -> 0x32000001 0x00000080 +01611 sub.s 0xb2000002 0xa6000000 0x00000000 0 3 -> 0xb2000002 0x00000080 +01612 sub.s 0xb2000002 0xa5ffffff 0x00000000 0 3 -> 0xb2000002 0x00000080 +01613 sub.s 0xb2000002 0xa6000001 0x00000000 0 3 -> 0xb2000002 0x00000080 +01614 sub.s 0x32000003 0x26000000 0x00000000 0 3 -> 0x32000002 0x00000080 +01615 sub.s 0x32000003 0x25ffffff 0x00000000 0 3 -> 0x32000002 0x00000080 +01616 sub.s 0x32000003 0x26000001 0x00000000 0 3 -> 0x32000002 0x00000080 +01617 sub.s 0xb2000003 0xa6000000 0x00000000 0 3 -> 0xb2000003 0x00000080 +01618 sub.s 0xb2000003 0xa5ffffff 0x00000000 0 3 -> 0xb2000003 0x00000080 +01619 sub.s 0xb2000003 0xa6000001 0x00000000 0 3 -> 0xb2000003 0x00000080 +01620 sub.s 0x4b000000 0x3f000000 0x00000000 0 3 -> 0x4affffff 0x00000000 +01621 sub.s 0x4b000000 0x3effffff 0x00000000 0 3 -> 0x4affffff 0x00000080 +01622 sub.s 0x4b000000 0x3f000001 0x00000000 0 3 -> 0x4afffffe 0x00000080 +01623 sub.s 0xcb000000 0xbf000000 0x00000000 0 3 -> 0xcaffffff 0x00000000 +01624 sub.s 0xcb000000 0xbeffffff 0x00000000 0 3 -> 0xcb000000 0x00000080 +01625 sub.s 0xcb000000 0xbf000001 0x00000000 0 3 -> 0xcaffffff 0x00000080 +01626 sub.s 0x4b000001 0x3f000000 0x00000000 0 3 -> 0x4b000000 0x00000080 +01627 sub.s 0x4b000001 0x3effffff 0x00000000 0 3 -> 0x4b000000 0x00000080 +01628 sub.s 0x4b000001 0x3f000001 0x00000000 0 3 -> 0x4b000000 0x00000080 +01629 sub.s 0xcb000001 0xbf000000 0x00000000 0 3 -> 0xcb000001 0x00000080 +01630 sub.s 0xcb000001 0xbeffffff 0x00000000 0 3 -> 0xcb000001 0x00000080 +01631 sub.s 0xcb000001 0xbf000001 0x00000000 0 3 -> 0xcb000001 0x00000080 +01632 sub.s 0x4b400000 0x3f000000 0x00000000 0 3 -> 0x4b3fffff 0x00000080 +01633 sub.s 0x4b400000 0x3effffff 0x00000000 0 3 -> 0x4b3fffff 0x00000080 +01634 sub.s 0x4b400000 0x3f000001 0x00000000 0 3 -> 0x4b3fffff 0x00000080 +01635 sub.s 0xcb400000 0xbf000000 0x00000000 0 3 -> 0xcb400000 0x00000080 +01636 sub.s 0xcb400000 0xbeffffff 0x00000000 0 3 -> 0xcb400000 0x00000080 +01637 sub.s 0xcb400000 0xbf000001 0x00000000 0 3 -> 0xcb400000 0x00000080 +01638 sub.s 0x4b7fffff 0x3f000000 0x00000000 0 3 -> 0x4b7ffffe 0x00000080 +01639 sub.s 0x4b7fffff 0x3effffff 0x00000000 0 3 -> 0x4b7ffffe 0x00000080 +01640 sub.s 0x4b7fffff 0x3f000001 0x00000000 0 3 -> 0x4b7ffffe 0x00000080 +01641 sub.s 0xcb7fffff 0xbf000000 0x00000000 0 3 -> 0xcb7fffff 0x00000080 +01642 sub.s 0xcb7fffff 0xbeffffff 0x00000000 0 3 -> 0xcb7fffff 0x00000080 +01643 sub.s 0xcb7fffff 0xbf000001 0x00000000 0 3 -> 0xcb7fffff 0x00000080 +01644 sub.s 0x4b000002 0x3f000000 0x00000000 0 3 -> 0x4b000001 0x00000080 +01645 sub.s 0x4b000002 0x3effffff 0x00000000 0 3 -> 0x4b000001 0x00000080 +01646 sub.s 0x4b000002 0x3f000001 0x00000000 0 3 -> 0x4b000001 0x00000080 +01647 sub.s 0xcb000002 0xbf000000 0x00000000 0 3 -> 0xcb000002 0x00000080 +01648 sub.s 0xcb000002 0xbeffffff 0x00000000 0 3 -> 0xcb000002 0x00000080 +01649 sub.s 0xcb000002 0xbf000001 0x00000000 0 3 -> 0xcb000002 0x00000080 +01650 sub.s 0x4b000003 0x3f000000 0x00000000 0 3 -> 0x4b000002 0x00000080 +01651 sub.s 0x4b000003 0x3effffff 0x00000000 0 3 -> 0x4b000002 0x00000080 +01652 sub.s 0x4b000003 0x3f000001 0x00000000 0 3 -> 0x4b000002 0x00000080 +01653 sub.s 0xcb000003 0xbf000000 0x00000000 0 3 -> 0xcb000003 0x00000080 +01654 sub.s 0xcb000003 0xbeffffff 0x00000000 0 3 -> 0xcb000003 0x00000080 +01655 sub.s 0xcb000003 0xbf000001 0x00000000 0 3 -> 0xcb000003 0x00000080 +01656 sub.s 0x1e000000 0x12000000 0x00000000 0 3 -> 0x1dffffff 0x00000000 +01657 sub.s 0x1e000000 0x11ffffff 0x00000000 0 3 -> 0x1dffffff 0x00000080 +01658 sub.s 0x1e000000 0x12000001 0x00000000 0 3 -> 0x1dfffffe 0x00000080 +01659 sub.s 0x9e000000 0x92000000 0x00000000 0 3 -> 0x9dffffff 0x00000000 +01660 sub.s 0x9e000000 0x91ffffff 0x00000000 0 3 -> 0x9e000000 0x00000080 +01661 sub.s 0x9e000000 0x92000001 0x00000000 0 3 -> 0x9dffffff 0x00000080 +01662 sub.s 0x1e000001 0x12000000 0x00000000 0 3 -> 0x1e000000 0x00000080 +01663 sub.s 0x1e000001 0x11ffffff 0x00000000 0 3 -> 0x1e000000 0x00000080 +01664 sub.s 0x1e000001 0x12000001 0x00000000 0 3 -> 0x1e000000 0x00000080 +01665 sub.s 0x9e000001 0x92000000 0x00000000 0 3 -> 0x9e000001 0x00000080 +01666 sub.s 0x9e000001 0x91ffffff 0x00000000 0 3 -> 0x9e000001 0x00000080 +01667 sub.s 0x9e000001 0x92000001 0x00000000 0 3 -> 0x9e000001 0x00000080 +01668 sub.s 0x1e400000 0x12000000 0x00000000 0 3 -> 0x1e3fffff 0x00000080 +01669 sub.s 0x1e400000 0x11ffffff 0x00000000 0 3 -> 0x1e3fffff 0x00000080 +01670 sub.s 0x1e400000 0x12000001 0x00000000 0 3 -> 0x1e3fffff 0x00000080 +01671 sub.s 0x9e400000 0x92000000 0x00000000 0 3 -> 0x9e400000 0x00000080 +01672 sub.s 0x9e400000 0x91ffffff 0x00000000 0 3 -> 0x9e400000 0x00000080 +01673 sub.s 0x9e400000 0x92000001 0x00000000 0 3 -> 0x9e400000 0x00000080 +01674 sub.s 0x1e7fffff 0x12000000 0x00000000 0 3 -> 0x1e7ffffe 0x00000080 +01675 sub.s 0x1e7fffff 0x11ffffff 0x00000000 0 3 -> 0x1e7ffffe 0x00000080 +01676 sub.s 0x1e7fffff 0x12000001 0x00000000 0 3 -> 0x1e7ffffe 0x00000080 +01677 sub.s 0x9e7fffff 0x92000000 0x00000000 0 3 -> 0x9e7fffff 0x00000080 +01678 sub.s 0x9e7fffff 0x91ffffff 0x00000000 0 3 -> 0x9e7fffff 0x00000080 +01679 sub.s 0x9e7fffff 0x92000001 0x00000000 0 3 -> 0x9e7fffff 0x00000080 +01680 sub.s 0x1e000002 0x12000000 0x00000000 0 3 -> 0x1e000001 0x00000080 +01681 sub.s 0x1e000002 0x11ffffff 0x00000000 0 3 -> 0x1e000001 0x00000080 +01682 sub.s 0x1e000002 0x12000001 0x00000000 0 3 -> 0x1e000001 0x00000080 +01683 sub.s 0x9e000002 0x92000000 0x00000000 0 3 -> 0x9e000002 0x00000080 +01684 sub.s 0x9e000002 0x91ffffff 0x00000000 0 3 -> 0x9e000002 0x00000080 +01685 sub.s 0x9e000002 0x92000001 0x00000000 0 3 -> 0x9e000002 0x00000080 +01686 sub.s 0x1e000003 0x12000000 0x00000000 0 3 -> 0x1e000002 0x00000080 +01687 sub.s 0x1e000003 0x11ffffff 0x00000000 0 3 -> 0x1e000002 0x00000080 +01688 sub.s 0x1e000003 0x12000001 0x00000000 0 3 -> 0x1e000002 0x00000080 +01689 sub.s 0x9e000003 0x92000000 0x00000000 0 3 -> 0x9e000003 0x00000080 +01690 sub.s 0x9e000003 0x91ffffff 0x00000000 0 3 -> 0x9e000003 0x00000080 +01691 sub.s 0x9e000003 0x92000001 0x00000000 0 3 -> 0x9e000003 0x00000080 +01692 sub.s 0x64000000 0x58000000 0x00000000 0 3 -> 0x63ffffff 0x00000000 +01693 sub.s 0x64000000 0x57ffffff 0x00000000 0 3 -> 0x63ffffff 0x00000080 +01694 sub.s 0x64000000 0x58000001 0x00000000 0 3 -> 0x63fffffe 0x00000080 +01695 sub.s 0xe4000000 0xd8000000 0x00000000 0 3 -> 0xe3ffffff 0x00000000 +01696 sub.s 0xe4000000 0xd7ffffff 0x00000000 0 3 -> 0xe4000000 0x00000080 +01697 sub.s 0xe4000000 0xd8000001 0x00000000 0 3 -> 0xe3ffffff 0x00000080 +01698 sub.s 0x64000001 0x58000000 0x00000000 0 3 -> 0x64000000 0x00000080 +01699 sub.s 0x64000001 0x57ffffff 0x00000000 0 3 -> 0x64000000 0x00000080 +01700 sub.s 0x64000001 0x58000001 0x00000000 0 3 -> 0x64000000 0x00000080 +01701 sub.s 0xe4000001 0xd8000000 0x00000000 0 3 -> 0xe4000001 0x00000080 +01702 sub.s 0xe4000001 0xd7ffffff 0x00000000 0 3 -> 0xe4000001 0x00000080 +01703 sub.s 0xe4000001 0xd8000001 0x00000000 0 3 -> 0xe4000001 0x00000080 +01704 sub.s 0x64400000 0x58000000 0x00000000 0 3 -> 0x643fffff 0x00000080 +01705 sub.s 0x64400000 0x57ffffff 0x00000000 0 3 -> 0x643fffff 0x00000080 +01706 sub.s 0x64400000 0x58000001 0x00000000 0 3 -> 0x643fffff 0x00000080 +01707 sub.s 0xe4400000 0xd8000000 0x00000000 0 3 -> 0xe4400000 0x00000080 +01708 sub.s 0xe4400000 0xd7ffffff 0x00000000 0 3 -> 0xe4400000 0x00000080 +01709 sub.s 0xe4400000 0xd8000001 0x00000000 0 3 -> 0xe4400000 0x00000080 +01710 sub.s 0x647fffff 0x58000000 0x00000000 0 3 -> 0x647ffffe 0x00000080 +01711 sub.s 0x647fffff 0x57ffffff 0x00000000 0 3 -> 0x647ffffe 0x00000080 +01712 sub.s 0x647fffff 0x58000001 0x00000000 0 3 -> 0x647ffffe 0x00000080 +01713 sub.s 0xe47fffff 0xd8000000 0x00000000 0 3 -> 0xe47fffff 0x00000080 +01714 sub.s 0xe47fffff 0xd7ffffff 0x00000000 0 3 -> 0xe47fffff 0x00000080 +01715 sub.s 0xe47fffff 0xd8000001 0x00000000 0 3 -> 0xe47fffff 0x00000080 +01716 sub.s 0x64000002 0x58000000 0x00000000 0 3 -> 0x64000001 0x00000080 +01717 sub.s 0x64000002 0x57ffffff 0x00000000 0 3 -> 0x64000001 0x00000080 +01718 sub.s 0x64000002 0x58000001 0x00000000 0 3 -> 0x64000001 0x00000080 +01719 sub.s 0xe4000002 0xd8000000 0x00000000 0 3 -> 0xe4000002 0x00000080 +01720 sub.s 0xe4000002 0xd7ffffff 0x00000000 0 3 -> 0xe4000002 0x00000080 +01721 sub.s 0xe4000002 0xd8000001 0x00000000 0 3 -> 0xe4000002 0x00000080 +01722 sub.s 0x64000003 0x58000000 0x00000000 0 3 -> 0x64000002 0x00000080 +01723 sub.s 0x64000003 0x57ffffff 0x00000000 0 3 -> 0x64000002 0x00000080 +01724 sub.s 0x64000003 0x58000001 0x00000000 0 3 -> 0x64000002 0x00000080 +01725 sub.s 0xe4000003 0xd8000000 0x00000000 0 3 -> 0xe4000003 0x00000080 +01726 sub.s 0xe4000003 0xd7ffffff 0x00000000 0 3 -> 0xe4000003 0x00000080 +01727 sub.s 0xe4000003 0xd8000001 0x00000000 0 3 -> 0xe4000003 0x00000080 +01728 mul.s 0x3f800000 0x33800000 0x00000000 0 0 -> 0x33800000 0x00000000 +01729 mul.s 0x3f800000 0x337fffff 0x00000000 0 0 -> 0x337fffff 0x00000000 +01730 mul.s 0x3f800000 0x33800001 0x00000000 0 0 -> 0x33800001 0x00000000 +01731 mul.s 0xbf800000 0xb3800000 0x00000000 0 0 -> 0x33800000 0x00000000 +01732 mul.s 0xbf800000 0xb37fffff 0x00000000 0 0 -> 0x337fffff 0x00000000 +01733 mul.s 0xbf800000 0xb3800001 0x00000000 0 0 -> 0x33800001 0x00000000 +01734 mul.s 0x3f800001 0x33800000 0x00000000 0 0 -> 0x33800001 0x00000000 +01735 mul.s 0x3f800001 0x337fffff 0x00000000 0 0 -> 0x33800000 0x00000080 +01736 mul.s 0x3f800001 0x33800001 0x00000000 0 0 -> 0x33800002 0x00000080 +01737 mul.s 0xbf800001 0xb3800000 0x00000000 0 0 -> 0x33800001 0x00000000 +01738 mul.s 0xbf800001 0xb37fffff 0x00000000 0 0 -> 0x33800000 0x00000080 +01739 mul.s 0xbf800001 0xb3800001 0x00000000 0 0 -> 0x33800002 0x00000080 +01740 mul.s 0x3fc00000 0x33800000 0x00000000 0 0 -> 0x33c00000 0x00000000 +01741 mul.s 0x3fc00000 0x337fffff 0x00000000 0 0 -> 0x33bfffff 0x00000080 +01742 mul.s 0x3fc00000 0x33800001 0x00000000 0 0 -> 0x33c00002 0x00000080 +01743 mul.s 0xbfc00000 0xb3800000 0x00000000 0 0 -> 0x33c00000 0x00000000 +01744 mul.s 0xbfc00000 0xb37fffff 0x00000000 0 0 -> 0x33bfffff 0x00000080 +01745 mul.s 0xbfc00000 0xb3800001 0x00000000 0 0 -> 0x33c00002 0x00000080 +01746 mul.s 0x3fffffff 0x33800000 0x00000000 0 0 -> 0x33ffffff 0x00000000 +01747 mul.s 0x3fffffff 0x337fffff 0x00000000 0 0 -> 0x33fffffe 0x00000080 +01748 mul.s 0x3fffffff 0x33800001 0x00000000 0 0 -> 0x34000000 0x00000080 +01749 mul.s 0xbfffffff 0xb3800000 0x00000000 0 0 -> 0x33ffffff 0x00000000 +01750 mul.s 0xbfffffff 0xb37fffff 0x00000000 0 0 -> 0x33fffffe 0x00000080 +01751 mul.s 0xbfffffff 0xb3800001 0x00000000 0 0 -> 0x34000000 0x00000080 +01752 mul.s 0x3f800002 0x33800000 0x00000000 0 0 -> 0x33800002 0x00000000 +01753 mul.s 0x3f800002 0x337fffff 0x00000000 0 0 -> 0x33800001 0x00000080 +01754 mul.s 0x3f800002 0x33800001 0x00000000 0 0 -> 0x33800003 0x00000080 +01755 mul.s 0xbf800002 0xb3800000 0x00000000 0 0 -> 0x33800002 0x00000000 +01756 mul.s 0xbf800002 0xb37fffff 0x00000000 0 0 -> 0x33800001 0x00000080 +01757 mul.s 0xbf800002 0xb3800001 0x00000000 0 0 -> 0x33800003 0x00000080 +01758 mul.s 0x3f800003 0x33800000 0x00000000 0 0 -> 0x33800003 0x00000000 +01759 mul.s 0x3f800003 0x337fffff 0x00000000 0 0 -> 0x33800002 0x00000080 +01760 mul.s 0x3f800003 0x33800001 0x00000000 0 0 -> 0x33800004 0x00000080 +01761 mul.s 0xbf800003 0xb3800000 0x00000000 0 0 -> 0x33800003 0x00000000 +01762 mul.s 0xbf800003 0xb37fffff 0x00000000 0 0 -> 0x33800002 0x00000080 +01763 mul.s 0xbf800003 0xb3800001 0x00000000 0 0 -> 0x33800004 0x00000080 +01764 mul.s 0x41000000 0x35000000 0x00000000 0 0 -> 0x36800000 0x00000000 +01765 mul.s 0x41000000 0x34ffffff 0x00000000 0 0 -> 0x367fffff 0x00000000 +01766 mul.s 0x41000000 0x35000001 0x00000000 0 0 -> 0x36800001 0x00000000 +01767 mul.s 0xc1000000 0xb5000000 0x00000000 0 0 -> 0x36800000 0x00000000 +01768 mul.s 0xc1000000 0xb4ffffff 0x00000000 0 0 -> 0x367fffff 0x00000000 +01769 mul.s 0xc1000000 0xb5000001 0x00000000 0 0 -> 0x36800001 0x00000000 +01770 mul.s 0x41000001 0x35000000 0x00000000 0 0 -> 0x36800001 0x00000000 +01771 mul.s 0x41000001 0x34ffffff 0x00000000 0 0 -> 0x36800000 0x00000080 +01772 mul.s 0x41000001 0x35000001 0x00000000 0 0 -> 0x36800002 0x00000080 +01773 mul.s 0xc1000001 0xb5000000 0x00000000 0 0 -> 0x36800001 0x00000000 +01774 mul.s 0xc1000001 0xb4ffffff 0x00000000 0 0 -> 0x36800000 0x00000080 +01775 mul.s 0xc1000001 0xb5000001 0x00000000 0 0 -> 0x36800002 0x00000080 +01776 mul.s 0x41400000 0x35000000 0x00000000 0 0 -> 0x36c00000 0x00000000 +01777 mul.s 0x41400000 0x34ffffff 0x00000000 0 0 -> 0x36bfffff 0x00000080 +01778 mul.s 0x41400000 0x35000001 0x00000000 0 0 -> 0x36c00002 0x00000080 +01779 mul.s 0xc1400000 0xb5000000 0x00000000 0 0 -> 0x36c00000 0x00000000 +01780 mul.s 0xc1400000 0xb4ffffff 0x00000000 0 0 -> 0x36bfffff 0x00000080 +01781 mul.s 0xc1400000 0xb5000001 0x00000000 0 0 -> 0x36c00002 0x00000080 +01782 mul.s 0x417fffff 0x35000000 0x00000000 0 0 -> 0x36ffffff 0x00000000 +01783 mul.s 0x417fffff 0x34ffffff 0x00000000 0 0 -> 0x36fffffe 0x00000080 +01784 mul.s 0x417fffff 0x35000001 0x00000000 0 0 -> 0x37000000 0x00000080 +01785 mul.s 0xc17fffff 0xb5000000 0x00000000 0 0 -> 0x36ffffff 0x00000000 +01786 mul.s 0xc17fffff 0xb4ffffff 0x00000000 0 0 -> 0x36fffffe 0x00000080 +01787 mul.s 0xc17fffff 0xb5000001 0x00000000 0 0 -> 0x37000000 0x00000080 +01788 mul.s 0x41000002 0x35000000 0x00000000 0 0 -> 0x36800002 0x00000000 +01789 mul.s 0x41000002 0x34ffffff 0x00000000 0 0 -> 0x36800001 0x00000080 +01790 mul.s 0x41000002 0x35000001 0x00000000 0 0 -> 0x36800003 0x00000080 +01791 mul.s 0xc1000002 0xb5000000 0x00000000 0 0 -> 0x36800002 0x00000000 +01792 mul.s 0xc1000002 0xb4ffffff 0x00000000 0 0 -> 0x36800001 0x00000080 +01793 mul.s 0xc1000002 0xb5000001 0x00000000 0 0 -> 0x36800003 0x00000080 +01794 mul.s 0x41000003 0x35000000 0x00000000 0 0 -> 0x36800003 0x00000000 +01795 mul.s 0x41000003 0x34ffffff 0x00000000 0 0 -> 0x36800002 0x00000080 +01796 mul.s 0x41000003 0x35000001 0x00000000 0 0 -> 0x36800004 0x00000080 +01797 mul.s 0xc1000003 0xb5000000 0x00000000 0 0 -> 0x36800003 0x00000000 +01798 mul.s 0xc1000003 0xb4ffffff 0x00000000 0 0 -> 0x36800002 0x00000080 +01799 mul.s 0xc1000003 0xb5000001 0x00000000 0 0 -> 0x36800004 0x00000080 +01800 mul.s 0x32000000 0x26000000 0x00000000 0 0 -> 0x18800000 0x00000000 +01801 mul.s 0x32000000 0x25ffffff 0x00000000 0 0 -> 0x187fffff 0x00000000 +01802 mul.s 0x32000000 0x26000001 0x00000000 0 0 -> 0x18800001 0x00000000 +01803 mul.s 0xb2000000 0xa6000000 0x00000000 0 0 -> 0x18800000 0x00000000 +01804 mul.s 0xb2000000 0xa5ffffff 0x00000000 0 0 -> 0x187fffff 0x00000000 +01805 mul.s 0xb2000000 0xa6000001 0x00000000 0 0 -> 0x18800001 0x00000000 +01806 mul.s 0x32000001 0x26000000 0x00000000 0 0 -> 0x18800001 0x00000000 +01807 mul.s 0x32000001 0x25ffffff 0x00000000 0 0 -> 0x18800000 0x00000080 +01808 mul.s 0x32000001 0x26000001 0x00000000 0 0 -> 0x18800002 0x00000080 +01809 mul.s 0xb2000001 0xa6000000 0x00000000 0 0 -> 0x18800001 0x00000000 +01810 mul.s 0xb2000001 0xa5ffffff 0x00000000 0 0 -> 0x18800000 0x00000080 +01811 mul.s 0xb2000001 0xa6000001 0x00000000 0 0 -> 0x18800002 0x00000080 +01812 mul.s 0x32400000 0x26000000 0x00000000 0 0 -> 0x18c00000 0x00000000 +01813 mul.s 0x32400000 0x25ffffff 0x00000000 0 0 -> 0x18bfffff 0x00000080 +01814 mul.s 0x32400000 0x26000001 0x00000000 0 0 -> 0x18c00002 0x00000080 +01815 mul.s 0xb2400000 0xa6000000 0x00000000 0 0 -> 0x18c00000 0x00000000 +01816 mul.s 0xb2400000 0xa5ffffff 0x00000000 0 0 -> 0x18bfffff 0x00000080 +01817 mul.s 0xb2400000 0xa6000001 0x00000000 0 0 -> 0x18c00002 0x00000080 +01818 mul.s 0x327fffff 0x26000000 0x00000000 0 0 -> 0x18ffffff 0x00000000 +01819 mul.s 0x327fffff 0x25ffffff 0x00000000 0 0 -> 0x18fffffe 0x00000080 +01820 mul.s 0x327fffff 0x26000001 0x00000000 0 0 -> 0x19000000 0x00000080 +01821 mul.s 0xb27fffff 0xa6000000 0x00000000 0 0 -> 0x18ffffff 0x00000000 +01822 mul.s 0xb27fffff 0xa5ffffff 0x00000000 0 0 -> 0x18fffffe 0x00000080 +01823 mul.s 0xb27fffff 0xa6000001 0x00000000 0 0 -> 0x19000000 0x00000080 +01824 mul.s 0x32000002 0x26000000 0x00000000 0 0 -> 0x18800002 0x00000000 +01825 mul.s 0x32000002 0x25ffffff 0x00000000 0 0 -> 0x18800001 0x00000080 +01826 mul.s 0x32000002 0x26000001 0x00000000 0 0 -> 0x18800003 0x00000080 +01827 mul.s 0xb2000002 0xa6000000 0x00000000 0 0 -> 0x18800002 0x00000000 +01828 mul.s 0xb2000002 0xa5ffffff 0x00000000 0 0 -> 0x18800001 0x00000080 +01829 mul.s 0xb2000002 0xa6000001 0x00000000 0 0 -> 0x18800003 0x00000080 +01830 mul.s 0x32000003 0x26000000 0x00000000 0 0 -> 0x18800003 0x00000000 +01831 mul.s 0x32000003 0x25ffffff 0x00000000 0 0 -> 0x18800002 0x00000080 +01832 mul.s 0x32000003 0x26000001 0x00000000 0 0 -> 0x18800004 0x00000080 +01833 mul.s 0xb2000003 0xa6000000 0x00000000 0 0 -> 0x18800003 0x00000000 +01834 mul.s 0xb2000003 0xa5ffffff 0x00000000 0 0 -> 0x18800002 0x00000080 +01835 mul.s 0xb2000003 0xa6000001 0x00000000 0 0 -> 0x18800004 0x00000080 +01836 mul.s 0x4b000000 0x3f000000 0x00000000 0 0 -> 0x4a800000 0x00000000 +01837 mul.s 0x4b000000 0x3effffff 0x00000000 0 0 -> 0x4a7fffff 0x00000000 +01838 mul.s 0x4b000000 0x3f000001 0x00000000 0 0 -> 0x4a800001 0x00000000 +01839 mul.s 0xcb000000 0xbf000000 0x00000000 0 0 -> 0x4a800000 0x00000000 +01840 mul.s 0xcb000000 0xbeffffff 0x00000000 0 0 -> 0x4a7fffff 0x00000000 +01841 mul.s 0xcb000000 0xbf000001 0x00000000 0 0 -> 0x4a800001 0x00000000 +01842 mul.s 0x4b000001 0x3f000000 0x00000000 0 0 -> 0x4a800001 0x00000000 +01843 mul.s 0x4b000001 0x3effffff 0x00000000 0 0 -> 0x4a800000 0x00000080 +01844 mul.s 0x4b000001 0x3f000001 0x00000000 0 0 -> 0x4a800002 0x00000080 +01845 mul.s 0xcb000001 0xbf000000 0x00000000 0 0 -> 0x4a800001 0x00000000 +01846 mul.s 0xcb000001 0xbeffffff 0x00000000 0 0 -> 0x4a800000 0x00000080 +01847 mul.s 0xcb000001 0xbf000001 0x00000000 0 0 -> 0x4a800002 0x00000080 +01848 mul.s 0x4b400000 0x3f000000 0x00000000 0 0 -> 0x4ac00000 0x00000000 +01849 mul.s 0x4b400000 0x3effffff 0x00000000 0 0 -> 0x4abfffff 0x00000080 +01850 mul.s 0x4b400000 0x3f000001 0x00000000 0 0 -> 0x4ac00002 0x00000080 +01851 mul.s 0xcb400000 0xbf000000 0x00000000 0 0 -> 0x4ac00000 0x00000000 +01852 mul.s 0xcb400000 0xbeffffff 0x00000000 0 0 -> 0x4abfffff 0x00000080 +01853 mul.s 0xcb400000 0xbf000001 0x00000000 0 0 -> 0x4ac00002 0x00000080 +01854 mul.s 0x4b7fffff 0x3f000000 0x00000000 0 0 -> 0x4affffff 0x00000000 +01855 mul.s 0x4b7fffff 0x3effffff 0x00000000 0 0 -> 0x4afffffe 0x00000080 +01856 mul.s 0x4b7fffff 0x3f000001 0x00000000 0 0 -> 0x4b000000 0x00000080 +01857 mul.s 0xcb7fffff 0xbf000000 0x00000000 0 0 -> 0x4affffff 0x00000000 +01858 mul.s 0xcb7fffff 0xbeffffff 0x00000000 0 0 -> 0x4afffffe 0x00000080 +01859 mul.s 0xcb7fffff 0xbf000001 0x00000000 0 0 -> 0x4b000000 0x00000080 +01860 mul.s 0x4b000002 0x3f000000 0x00000000 0 0 -> 0x4a800002 0x00000000 +01861 mul.s 0x4b000002 0x3effffff 0x00000000 0 0 -> 0x4a800001 0x00000080 +01862 mul.s 0x4b000002 0x3f000001 0x00000000 0 0 -> 0x4a800003 0x00000080 +01863 mul.s 0xcb000002 0xbf000000 0x00000000 0 0 -> 0x4a800002 0x00000000 +01864 mul.s 0xcb000002 0xbeffffff 0x00000000 0 0 -> 0x4a800001 0x00000080 +01865 mul.s 0xcb000002 0xbf000001 0x00000000 0 0 -> 0x4a800003 0x00000080 +01866 mul.s 0x4b000003 0x3f000000 0x00000000 0 0 -> 0x4a800003 0x00000000 +01867 mul.s 0x4b000003 0x3effffff 0x00000000 0 0 -> 0x4a800002 0x00000080 +01868 mul.s 0x4b000003 0x3f000001 0x00000000 0 0 -> 0x4a800004 0x00000080 +01869 mul.s 0xcb000003 0xbf000000 0x00000000 0 0 -> 0x4a800003 0x00000000 +01870 mul.s 0xcb000003 0xbeffffff 0x00000000 0 0 -> 0x4a800002 0x00000080 +01871 mul.s 0xcb000003 0xbf000001 0x00000000 0 0 -> 0x4a800004 0x00000080 +01872 mul.s 0x1e000000 0x12000000 0x00000000 0 0 -> 0x00000000 0x00000180 +01873 mul.s 0x1e000000 0x11ffffff 0x00000000 0 0 -> 0x00000000 0x00000180 +01874 mul.s 0x1e000000 0x12000001 0x00000000 0 0 -> 0x00000000 0x00000180 +01875 mul.s 0x9e000000 0x92000000 0x00000000 0 0 -> 0x00000000 0x00000180 +01876 mul.s 0x9e000000 0x91ffffff 0x00000000 0 0 -> 0x00000000 0x00000180 +01877 mul.s 0x9e000000 0x92000001 0x00000000 0 0 -> 0x00000000 0x00000180 +01878 mul.s 0x1e000001 0x12000000 0x00000000 0 0 -> 0x00000000 0x00000180 +01879 mul.s 0x1e000001 0x11ffffff 0x00000000 0 0 -> 0x00000000 0x00000180 +01880 mul.s 0x1e000001 0x12000001 0x00000000 0 0 -> 0x00000000 0x00000180 +01881 mul.s 0x9e000001 0x92000000 0x00000000 0 0 -> 0x00000000 0x00000180 +01882 mul.s 0x9e000001 0x91ffffff 0x00000000 0 0 -> 0x00000000 0x00000180 +01883 mul.s 0x9e000001 0x92000001 0x00000000 0 0 -> 0x00000000 0x00000180 +01884 mul.s 0x1e400000 0x12000000 0x00000000 0 0 -> 0x00000000 0x00000180 +01885 mul.s 0x1e400000 0x11ffffff 0x00000000 0 0 -> 0x00000000 0x00000180 +01886 mul.s 0x1e400000 0x12000001 0x00000000 0 0 -> 0x00000000 0x00000180 +01887 mul.s 0x9e400000 0x92000000 0x00000000 0 0 -> 0x00000000 0x00000180 +01888 mul.s 0x9e400000 0x91ffffff 0x00000000 0 0 -> 0x00000000 0x00000180 +01889 mul.s 0x9e400000 0x92000001 0x00000000 0 0 -> 0x00000000 0x00000180 +01890 mul.s 0x1e7fffff 0x12000000 0x00000000 0 0 -> 0x00000000 0x00000180 +01891 mul.s 0x1e7fffff 0x11ffffff 0x00000000 0 0 -> 0x00000000 0x00000180 +01892 mul.s 0x1e7fffff 0x12000001 0x00000000 0 0 -> 0x00000000 0x00000180 +01893 mul.s 0x9e7fffff 0x92000000 0x00000000 0 0 -> 0x00000000 0x00000180 +01894 mul.s 0x9e7fffff 0x91ffffff 0x00000000 0 0 -> 0x00000000 0x00000180 +01895 mul.s 0x9e7fffff 0x92000001 0x00000000 0 0 -> 0x00000000 0x00000180 +01896 mul.s 0x1e000002 0x12000000 0x00000000 0 0 -> 0x00000000 0x00000180 +01897 mul.s 0x1e000002 0x11ffffff 0x00000000 0 0 -> 0x00000000 0x00000180 +01898 mul.s 0x1e000002 0x12000001 0x00000000 0 0 -> 0x00000000 0x00000180 +01899 mul.s 0x9e000002 0x92000000 0x00000000 0 0 -> 0x00000000 0x00000180 +01900 mul.s 0x9e000002 0x91ffffff 0x00000000 0 0 -> 0x00000000 0x00000180 +01901 mul.s 0x9e000002 0x92000001 0x00000000 0 0 -> 0x00000000 0x00000180 +01902 mul.s 0x1e000003 0x12000000 0x00000000 0 0 -> 0x00000000 0x00000180 +01903 mul.s 0x1e000003 0x11ffffff 0x00000000 0 0 -> 0x00000000 0x00000180 +01904 mul.s 0x1e000003 0x12000001 0x00000000 0 0 -> 0x00000000 0x00000180 +01905 mul.s 0x9e000003 0x92000000 0x00000000 0 0 -> 0x00000000 0x00000180 +01906 mul.s 0x9e000003 0x91ffffff 0x00000000 0 0 -> 0x00000000 0x00000180 +01907 mul.s 0x9e000003 0x92000001 0x00000000 0 0 -> 0x00000000 0x00000180 +01908 mul.s 0x64000000 0x58000000 0x00000000 0 0 -> 0x7c800000 0x00000000 +01909 mul.s 0x64000000 0x57ffffff 0x00000000 0 0 -> 0x7c7fffff 0x00000000 +01910 mul.s 0x64000000 0x58000001 0x00000000 0 0 -> 0x7c800001 0x00000000 +01911 mul.s 0xe4000000 0xd8000000 0x00000000 0 0 -> 0x7c800000 0x00000000 +01912 mul.s 0xe4000000 0xd7ffffff 0x00000000 0 0 -> 0x7c7fffff 0x00000000 +01913 mul.s 0xe4000000 0xd8000001 0x00000000 0 0 -> 0x7c800001 0x00000000 +01914 mul.s 0x64000001 0x58000000 0x00000000 0 0 -> 0x7c800001 0x00000000 +01915 mul.s 0x64000001 0x57ffffff 0x00000000 0 0 -> 0x7c800000 0x00000080 +01916 mul.s 0x64000001 0x58000001 0x00000000 0 0 -> 0x7c800002 0x00000080 +01917 mul.s 0xe4000001 0xd8000000 0x00000000 0 0 -> 0x7c800001 0x00000000 +01918 mul.s 0xe4000001 0xd7ffffff 0x00000000 0 0 -> 0x7c800000 0x00000080 +01919 mul.s 0xe4000001 0xd8000001 0x00000000 0 0 -> 0x7c800002 0x00000080 +01920 mul.s 0x64400000 0x58000000 0x00000000 0 0 -> 0x7cc00000 0x00000000 +01921 mul.s 0x64400000 0x57ffffff 0x00000000 0 0 -> 0x7cbfffff 0x00000080 +01922 mul.s 0x64400000 0x58000001 0x00000000 0 0 -> 0x7cc00002 0x00000080 +01923 mul.s 0xe4400000 0xd8000000 0x00000000 0 0 -> 0x7cc00000 0x00000000 +01924 mul.s 0xe4400000 0xd7ffffff 0x00000000 0 0 -> 0x7cbfffff 0x00000080 +01925 mul.s 0xe4400000 0xd8000001 0x00000000 0 0 -> 0x7cc00002 0x00000080 +01926 mul.s 0x647fffff 0x58000000 0x00000000 0 0 -> 0x7cffffff 0x00000000 +01927 mul.s 0x647fffff 0x57ffffff 0x00000000 0 0 -> 0x7cfffffe 0x00000080 +01928 mul.s 0x647fffff 0x58000001 0x00000000 0 0 -> 0x7d000000 0x00000080 +01929 mul.s 0xe47fffff 0xd8000000 0x00000000 0 0 -> 0x7cffffff 0x00000000 +01930 mul.s 0xe47fffff 0xd7ffffff 0x00000000 0 0 -> 0x7cfffffe 0x00000080 +01931 mul.s 0xe47fffff 0xd8000001 0x00000000 0 0 -> 0x7d000000 0x00000080 +01932 mul.s 0x64000002 0x58000000 0x00000000 0 0 -> 0x7c800002 0x00000000 +01933 mul.s 0x64000002 0x57ffffff 0x00000000 0 0 -> 0x7c800001 0x00000080 +01934 mul.s 0x64000002 0x58000001 0x00000000 0 0 -> 0x7c800003 0x00000080 +01935 mul.s 0xe4000002 0xd8000000 0x00000000 0 0 -> 0x7c800002 0x00000000 +01936 mul.s 0xe4000002 0xd7ffffff 0x00000000 0 0 -> 0x7c800001 0x00000080 +01937 mul.s 0xe4000002 0xd8000001 0x00000000 0 0 -> 0x7c800003 0x00000080 +01938 mul.s 0x64000003 0x58000000 0x00000000 0 0 -> 0x7c800003 0x00000000 +01939 mul.s 0x64000003 0x57ffffff 0x00000000 0 0 -> 0x7c800002 0x00000080 +01940 mul.s 0x64000003 0x58000001 0x00000000 0 0 -> 0x7c800004 0x00000080 +01941 mul.s 0xe4000003 0xd8000000 0x00000000 0 0 -> 0x7c800003 0x00000000 +01942 mul.s 0xe4000003 0xd7ffffff 0x00000000 0 0 -> 0x7c800002 0x00000080 +01943 mul.s 0xe4000003 0xd8000001 0x00000000 0 0 -> 0x7c800004 0x00000080 +01944 mul.s 0x3f800000 0x33800000 0x00000000 0 1 -> 0x33800000 0x00000000 +01945 mul.s 0x3f800000 0x337fffff 0x00000000 0 1 -> 0x337fffff 0x00000000 +01946 mul.s 0x3f800000 0x33800001 0x00000000 0 1 -> 0x33800001 0x00000000 +01947 mul.s 0xbf800000 0xb3800000 0x00000000 0 1 -> 0x33800000 0x00000000 +01948 mul.s 0xbf800000 0xb37fffff 0x00000000 0 1 -> 0x337fffff 0x00000000 +01949 mul.s 0xbf800000 0xb3800001 0x00000000 0 1 -> 0x33800001 0x00000000 +01950 mul.s 0x3f800001 0x33800000 0x00000000 0 1 -> 0x33800001 0x00000000 +01951 mul.s 0x3f800001 0x337fffff 0x00000000 0 1 -> 0x33800000 0x00000080 +01952 mul.s 0x3f800001 0x33800001 0x00000000 0 1 -> 0x33800002 0x00000080 +01953 mul.s 0xbf800001 0xb3800000 0x00000000 0 1 -> 0x33800001 0x00000000 +01954 mul.s 0xbf800001 0xb37fffff 0x00000000 0 1 -> 0x33800000 0x00000080 +01955 mul.s 0xbf800001 0xb3800001 0x00000000 0 1 -> 0x33800002 0x00000080 +01956 mul.s 0x3fc00000 0x33800000 0x00000000 0 1 -> 0x33c00000 0x00000000 +01957 mul.s 0x3fc00000 0x337fffff 0x00000000 0 1 -> 0x33bfffff 0x00000080 +01958 mul.s 0x3fc00000 0x33800001 0x00000000 0 1 -> 0x33c00001 0x00000080 +01959 mul.s 0xbfc00000 0xb3800000 0x00000000 0 1 -> 0x33c00000 0x00000000 +01960 mul.s 0xbfc00000 0xb37fffff 0x00000000 0 1 -> 0x33bfffff 0x00000080 +01961 mul.s 0xbfc00000 0xb3800001 0x00000000 0 1 -> 0x33c00001 0x00000080 +01962 mul.s 0x3fffffff 0x33800000 0x00000000 0 1 -> 0x33ffffff 0x00000000 +01963 mul.s 0x3fffffff 0x337fffff 0x00000000 0 1 -> 0x33fffffe 0x00000080 +01964 mul.s 0x3fffffff 0x33800001 0x00000000 0 1 -> 0x34000000 0x00000080 +01965 mul.s 0xbfffffff 0xb3800000 0x00000000 0 1 -> 0x33ffffff 0x00000000 +01966 mul.s 0xbfffffff 0xb37fffff 0x00000000 0 1 -> 0x33fffffe 0x00000080 +01967 mul.s 0xbfffffff 0xb3800001 0x00000000 0 1 -> 0x34000000 0x00000080 +01968 mul.s 0x3f800002 0x33800000 0x00000000 0 1 -> 0x33800002 0x00000000 +01969 mul.s 0x3f800002 0x337fffff 0x00000000 0 1 -> 0x33800001 0x00000080 +01970 mul.s 0x3f800002 0x33800001 0x00000000 0 1 -> 0x33800003 0x00000080 +01971 mul.s 0xbf800002 0xb3800000 0x00000000 0 1 -> 0x33800002 0x00000000 +01972 mul.s 0xbf800002 0xb37fffff 0x00000000 0 1 -> 0x33800001 0x00000080 +01973 mul.s 0xbf800002 0xb3800001 0x00000000 0 1 -> 0x33800003 0x00000080 +01974 mul.s 0x3f800003 0x33800000 0x00000000 0 1 -> 0x33800003 0x00000000 +01975 mul.s 0x3f800003 0x337fffff 0x00000000 0 1 -> 0x33800002 0x00000080 +01976 mul.s 0x3f800003 0x33800001 0x00000000 0 1 -> 0x33800004 0x00000080 +01977 mul.s 0xbf800003 0xb3800000 0x00000000 0 1 -> 0x33800003 0x00000000 +01978 mul.s 0xbf800003 0xb37fffff 0x00000000 0 1 -> 0x33800002 0x00000080 +01979 mul.s 0xbf800003 0xb3800001 0x00000000 0 1 -> 0x33800004 0x00000080 +01980 mul.s 0x41000000 0x35000000 0x00000000 0 1 -> 0x36800000 0x00000000 +01981 mul.s 0x41000000 0x34ffffff 0x00000000 0 1 -> 0x367fffff 0x00000000 +01982 mul.s 0x41000000 0x35000001 0x00000000 0 1 -> 0x36800001 0x00000000 +01983 mul.s 0xc1000000 0xb5000000 0x00000000 0 1 -> 0x36800000 0x00000000 +01984 mul.s 0xc1000000 0xb4ffffff 0x00000000 0 1 -> 0x367fffff 0x00000000 +01985 mul.s 0xc1000000 0xb5000001 0x00000000 0 1 -> 0x36800001 0x00000000 +01986 mul.s 0x41000001 0x35000000 0x00000000 0 1 -> 0x36800001 0x00000000 +01987 mul.s 0x41000001 0x34ffffff 0x00000000 0 1 -> 0x36800000 0x00000080 +01988 mul.s 0x41000001 0x35000001 0x00000000 0 1 -> 0x36800002 0x00000080 +01989 mul.s 0xc1000001 0xb5000000 0x00000000 0 1 -> 0x36800001 0x00000000 +01990 mul.s 0xc1000001 0xb4ffffff 0x00000000 0 1 -> 0x36800000 0x00000080 +01991 mul.s 0xc1000001 0xb5000001 0x00000000 0 1 -> 0x36800002 0x00000080 +01992 mul.s 0x41400000 0x35000000 0x00000000 0 1 -> 0x36c00000 0x00000000 +01993 mul.s 0x41400000 0x34ffffff 0x00000000 0 1 -> 0x36bfffff 0x00000080 +01994 mul.s 0x41400000 0x35000001 0x00000000 0 1 -> 0x36c00001 0x00000080 +01995 mul.s 0xc1400000 0xb5000000 0x00000000 0 1 -> 0x36c00000 0x00000000 +01996 mul.s 0xc1400000 0xb4ffffff 0x00000000 0 1 -> 0x36bfffff 0x00000080 +01997 mul.s 0xc1400000 0xb5000001 0x00000000 0 1 -> 0x36c00001 0x00000080 +01998 mul.s 0x417fffff 0x35000000 0x00000000 0 1 -> 0x36ffffff 0x00000000 +01999 mul.s 0x417fffff 0x34ffffff 0x00000000 0 1 -> 0x36fffffe 0x00000080 +02000 mul.s 0x417fffff 0x35000001 0x00000000 0 1 -> 0x37000000 0x00000080 +02001 mul.s 0xc17fffff 0xb5000000 0x00000000 0 1 -> 0x36ffffff 0x00000000 +02002 mul.s 0xc17fffff 0xb4ffffff 0x00000000 0 1 -> 0x36fffffe 0x00000080 +02003 mul.s 0xc17fffff 0xb5000001 0x00000000 0 1 -> 0x37000000 0x00000080 +02004 mul.s 0x41000002 0x35000000 0x00000000 0 1 -> 0x36800002 0x00000000 +02005 mul.s 0x41000002 0x34ffffff 0x00000000 0 1 -> 0x36800001 0x00000080 +02006 mul.s 0x41000002 0x35000001 0x00000000 0 1 -> 0x36800003 0x00000080 +02007 mul.s 0xc1000002 0xb5000000 0x00000000 0 1 -> 0x36800002 0x00000000 +02008 mul.s 0xc1000002 0xb4ffffff 0x00000000 0 1 -> 0x36800001 0x00000080 +02009 mul.s 0xc1000002 0xb5000001 0x00000000 0 1 -> 0x36800003 0x00000080 +02010 mul.s 0x41000003 0x35000000 0x00000000 0 1 -> 0x36800003 0x00000000 +02011 mul.s 0x41000003 0x34ffffff 0x00000000 0 1 -> 0x36800002 0x00000080 +02012 mul.s 0x41000003 0x35000001 0x00000000 0 1 -> 0x36800004 0x00000080 +02013 mul.s 0xc1000003 0xb5000000 0x00000000 0 1 -> 0x36800003 0x00000000 +02014 mul.s 0xc1000003 0xb4ffffff 0x00000000 0 1 -> 0x36800002 0x00000080 +02015 mul.s 0xc1000003 0xb5000001 0x00000000 0 1 -> 0x36800004 0x00000080 +02016 mul.s 0x32000000 0x26000000 0x00000000 0 1 -> 0x18800000 0x00000000 +02017 mul.s 0x32000000 0x25ffffff 0x00000000 0 1 -> 0x187fffff 0x00000000 +02018 mul.s 0x32000000 0x26000001 0x00000000 0 1 -> 0x18800001 0x00000000 +02019 mul.s 0xb2000000 0xa6000000 0x00000000 0 1 -> 0x18800000 0x00000000 +02020 mul.s 0xb2000000 0xa5ffffff 0x00000000 0 1 -> 0x187fffff 0x00000000 +02021 mul.s 0xb2000000 0xa6000001 0x00000000 0 1 -> 0x18800001 0x00000000 +02022 mul.s 0x32000001 0x26000000 0x00000000 0 1 -> 0x18800001 0x00000000 +02023 mul.s 0x32000001 0x25ffffff 0x00000000 0 1 -> 0x18800000 0x00000080 +02024 mul.s 0x32000001 0x26000001 0x00000000 0 1 -> 0x18800002 0x00000080 +02025 mul.s 0xb2000001 0xa6000000 0x00000000 0 1 -> 0x18800001 0x00000000 +02026 mul.s 0xb2000001 0xa5ffffff 0x00000000 0 1 -> 0x18800000 0x00000080 +02027 mul.s 0xb2000001 0xa6000001 0x00000000 0 1 -> 0x18800002 0x00000080 +02028 mul.s 0x32400000 0x26000000 0x00000000 0 1 -> 0x18c00000 0x00000000 +02029 mul.s 0x32400000 0x25ffffff 0x00000000 0 1 -> 0x18bfffff 0x00000080 +02030 mul.s 0x32400000 0x26000001 0x00000000 0 1 -> 0x18c00001 0x00000080 +02031 mul.s 0xb2400000 0xa6000000 0x00000000 0 1 -> 0x18c00000 0x00000000 +02032 mul.s 0xb2400000 0xa5ffffff 0x00000000 0 1 -> 0x18bfffff 0x00000080 +02033 mul.s 0xb2400000 0xa6000001 0x00000000 0 1 -> 0x18c00001 0x00000080 +02034 mul.s 0x327fffff 0x26000000 0x00000000 0 1 -> 0x18ffffff 0x00000000 +02035 mul.s 0x327fffff 0x25ffffff 0x00000000 0 1 -> 0x18fffffe 0x00000080 +02036 mul.s 0x327fffff 0x26000001 0x00000000 0 1 -> 0x19000000 0x00000080 +02037 mul.s 0xb27fffff 0xa6000000 0x00000000 0 1 -> 0x18ffffff 0x00000000 +02038 mul.s 0xb27fffff 0xa5ffffff 0x00000000 0 1 -> 0x18fffffe 0x00000080 +02039 mul.s 0xb27fffff 0xa6000001 0x00000000 0 1 -> 0x19000000 0x00000080 +02040 mul.s 0x32000002 0x26000000 0x00000000 0 1 -> 0x18800002 0x00000000 +02041 mul.s 0x32000002 0x25ffffff 0x00000000 0 1 -> 0x18800001 0x00000080 +02042 mul.s 0x32000002 0x26000001 0x00000000 0 1 -> 0x18800003 0x00000080 +02043 mul.s 0xb2000002 0xa6000000 0x00000000 0 1 -> 0x18800002 0x00000000 +02044 mul.s 0xb2000002 0xa5ffffff 0x00000000 0 1 -> 0x18800001 0x00000080 +02045 mul.s 0xb2000002 0xa6000001 0x00000000 0 1 -> 0x18800003 0x00000080 +02046 mul.s 0x32000003 0x26000000 0x00000000 0 1 -> 0x18800003 0x00000000 +02047 mul.s 0x32000003 0x25ffffff 0x00000000 0 1 -> 0x18800002 0x00000080 +02048 mul.s 0x32000003 0x26000001 0x00000000 0 1 -> 0x18800004 0x00000080 +02049 mul.s 0xb2000003 0xa6000000 0x00000000 0 1 -> 0x18800003 0x00000000 +02050 mul.s 0xb2000003 0xa5ffffff 0x00000000 0 1 -> 0x18800002 0x00000080 +02051 mul.s 0xb2000003 0xa6000001 0x00000000 0 1 -> 0x18800004 0x00000080 +02052 mul.s 0x4b000000 0x3f000000 0x00000000 0 1 -> 0x4a800000 0x00000000 +02053 mul.s 0x4b000000 0x3effffff 0x00000000 0 1 -> 0x4a7fffff 0x00000000 +02054 mul.s 0x4b000000 0x3f000001 0x00000000 0 1 -> 0x4a800001 0x00000000 +02055 mul.s 0xcb000000 0xbf000000 0x00000000 0 1 -> 0x4a800000 0x00000000 +02056 mul.s 0xcb000000 0xbeffffff 0x00000000 0 1 -> 0x4a7fffff 0x00000000 +02057 mul.s 0xcb000000 0xbf000001 0x00000000 0 1 -> 0x4a800001 0x00000000 +02058 mul.s 0x4b000001 0x3f000000 0x00000000 0 1 -> 0x4a800001 0x00000000 +02059 mul.s 0x4b000001 0x3effffff 0x00000000 0 1 -> 0x4a800000 0x00000080 +02060 mul.s 0x4b000001 0x3f000001 0x00000000 0 1 -> 0x4a800002 0x00000080 +02061 mul.s 0xcb000001 0xbf000000 0x00000000 0 1 -> 0x4a800001 0x00000000 +02062 mul.s 0xcb000001 0xbeffffff 0x00000000 0 1 -> 0x4a800000 0x00000080 +02063 mul.s 0xcb000001 0xbf000001 0x00000000 0 1 -> 0x4a800002 0x00000080 +02064 mul.s 0x4b400000 0x3f000000 0x00000000 0 1 -> 0x4ac00000 0x00000000 +02065 mul.s 0x4b400000 0x3effffff 0x00000000 0 1 -> 0x4abfffff 0x00000080 +02066 mul.s 0x4b400000 0x3f000001 0x00000000 0 1 -> 0x4ac00001 0x00000080 +02067 mul.s 0xcb400000 0xbf000000 0x00000000 0 1 -> 0x4ac00000 0x00000000 +02068 mul.s 0xcb400000 0xbeffffff 0x00000000 0 1 -> 0x4abfffff 0x00000080 +02069 mul.s 0xcb400000 0xbf000001 0x00000000 0 1 -> 0x4ac00001 0x00000080 +02070 mul.s 0x4b7fffff 0x3f000000 0x00000000 0 1 -> 0x4affffff 0x00000000 +02071 mul.s 0x4b7fffff 0x3effffff 0x00000000 0 1 -> 0x4afffffe 0x00000080 +02072 mul.s 0x4b7fffff 0x3f000001 0x00000000 0 1 -> 0x4b000000 0x00000080 +02073 mul.s 0xcb7fffff 0xbf000000 0x00000000 0 1 -> 0x4affffff 0x00000000 +02074 mul.s 0xcb7fffff 0xbeffffff 0x00000000 0 1 -> 0x4afffffe 0x00000080 +02075 mul.s 0xcb7fffff 0xbf000001 0x00000000 0 1 -> 0x4b000000 0x00000080 +02076 mul.s 0x4b000002 0x3f000000 0x00000000 0 1 -> 0x4a800002 0x00000000 +02077 mul.s 0x4b000002 0x3effffff 0x00000000 0 1 -> 0x4a800001 0x00000080 +02078 mul.s 0x4b000002 0x3f000001 0x00000000 0 1 -> 0x4a800003 0x00000080 +02079 mul.s 0xcb000002 0xbf000000 0x00000000 0 1 -> 0x4a800002 0x00000000 +02080 mul.s 0xcb000002 0xbeffffff 0x00000000 0 1 -> 0x4a800001 0x00000080 +02081 mul.s 0xcb000002 0xbf000001 0x00000000 0 1 -> 0x4a800003 0x00000080 +02082 mul.s 0x4b000003 0x3f000000 0x00000000 0 1 -> 0x4a800003 0x00000000 +02083 mul.s 0x4b000003 0x3effffff 0x00000000 0 1 -> 0x4a800002 0x00000080 +02084 mul.s 0x4b000003 0x3f000001 0x00000000 0 1 -> 0x4a800004 0x00000080 +02085 mul.s 0xcb000003 0xbf000000 0x00000000 0 1 -> 0x4a800003 0x00000000 +02086 mul.s 0xcb000003 0xbeffffff 0x00000000 0 1 -> 0x4a800002 0x00000080 +02087 mul.s 0xcb000003 0xbf000001 0x00000000 0 1 -> 0x4a800004 0x00000080 +02088 mul.s 0x1e000000 0x12000000 0x00000000 0 1 -> 0x00000000 0x00000180 +02089 mul.s 0x1e000000 0x11ffffff 0x00000000 0 1 -> 0x00000000 0x00000180 +02090 mul.s 0x1e000000 0x12000001 0x00000000 0 1 -> 0x00000000 0x00000180 +02091 mul.s 0x9e000000 0x92000000 0x00000000 0 1 -> 0x00000000 0x00000180 +02092 mul.s 0x9e000000 0x91ffffff 0x00000000 0 1 -> 0x00000000 0x00000180 +02093 mul.s 0x9e000000 0x92000001 0x00000000 0 1 -> 0x00000000 0x00000180 +02094 mul.s 0x1e000001 0x12000000 0x00000000 0 1 -> 0x00000000 0x00000180 +02095 mul.s 0x1e000001 0x11ffffff 0x00000000 0 1 -> 0x00000000 0x00000180 +02096 mul.s 0x1e000001 0x12000001 0x00000000 0 1 -> 0x00000000 0x00000180 +02097 mul.s 0x9e000001 0x92000000 0x00000000 0 1 -> 0x00000000 0x00000180 +02098 mul.s 0x9e000001 0x91ffffff 0x00000000 0 1 -> 0x00000000 0x00000180 +02099 mul.s 0x9e000001 0x92000001 0x00000000 0 1 -> 0x00000000 0x00000180 +02100 mul.s 0x1e400000 0x12000000 0x00000000 0 1 -> 0x00000000 0x00000180 +02101 mul.s 0x1e400000 0x11ffffff 0x00000000 0 1 -> 0x00000000 0x00000180 +02102 mul.s 0x1e400000 0x12000001 0x00000000 0 1 -> 0x00000000 0x00000180 +02103 mul.s 0x9e400000 0x92000000 0x00000000 0 1 -> 0x00000000 0x00000180 +02104 mul.s 0x9e400000 0x91ffffff 0x00000000 0 1 -> 0x00000000 0x00000180 +02105 mul.s 0x9e400000 0x92000001 0x00000000 0 1 -> 0x00000000 0x00000180 +02106 mul.s 0x1e7fffff 0x12000000 0x00000000 0 1 -> 0x00000000 0x00000180 +02107 mul.s 0x1e7fffff 0x11ffffff 0x00000000 0 1 -> 0x00000000 0x00000180 +02108 mul.s 0x1e7fffff 0x12000001 0x00000000 0 1 -> 0x00000000 0x00000180 +02109 mul.s 0x9e7fffff 0x92000000 0x00000000 0 1 -> 0x00000000 0x00000180 +02110 mul.s 0x9e7fffff 0x91ffffff 0x00000000 0 1 -> 0x00000000 0x00000180 +02111 mul.s 0x9e7fffff 0x92000001 0x00000000 0 1 -> 0x00000000 0x00000180 +02112 mul.s 0x1e000002 0x12000000 0x00000000 0 1 -> 0x00000000 0x00000180 +02113 mul.s 0x1e000002 0x11ffffff 0x00000000 0 1 -> 0x00000000 0x00000180 +02114 mul.s 0x1e000002 0x12000001 0x00000000 0 1 -> 0x00000000 0x00000180 +02115 mul.s 0x9e000002 0x92000000 0x00000000 0 1 -> 0x00000000 0x00000180 +02116 mul.s 0x9e000002 0x91ffffff 0x00000000 0 1 -> 0x00000000 0x00000180 +02117 mul.s 0x9e000002 0x92000001 0x00000000 0 1 -> 0x00000000 0x00000180 +02118 mul.s 0x1e000003 0x12000000 0x00000000 0 1 -> 0x00000000 0x00000180 +02119 mul.s 0x1e000003 0x11ffffff 0x00000000 0 1 -> 0x00000000 0x00000180 +02120 mul.s 0x1e000003 0x12000001 0x00000000 0 1 -> 0x00000000 0x00000180 +02121 mul.s 0x9e000003 0x92000000 0x00000000 0 1 -> 0x00000000 0x00000180 +02122 mul.s 0x9e000003 0x91ffffff 0x00000000 0 1 -> 0x00000000 0x00000180 +02123 mul.s 0x9e000003 0x92000001 0x00000000 0 1 -> 0x00000000 0x00000180 +02124 mul.s 0x64000000 0x58000000 0x00000000 0 1 -> 0x7c800000 0x00000000 +02125 mul.s 0x64000000 0x57ffffff 0x00000000 0 1 -> 0x7c7fffff 0x00000000 +02126 mul.s 0x64000000 0x58000001 0x00000000 0 1 -> 0x7c800001 0x00000000 +02127 mul.s 0xe4000000 0xd8000000 0x00000000 0 1 -> 0x7c800000 0x00000000 +02128 mul.s 0xe4000000 0xd7ffffff 0x00000000 0 1 -> 0x7c7fffff 0x00000000 +02129 mul.s 0xe4000000 0xd8000001 0x00000000 0 1 -> 0x7c800001 0x00000000 +02130 mul.s 0x64000001 0x58000000 0x00000000 0 1 -> 0x7c800001 0x00000000 +02131 mul.s 0x64000001 0x57ffffff 0x00000000 0 1 -> 0x7c800000 0x00000080 +02132 mul.s 0x64000001 0x58000001 0x00000000 0 1 -> 0x7c800002 0x00000080 +02133 mul.s 0xe4000001 0xd8000000 0x00000000 0 1 -> 0x7c800001 0x00000000 +02134 mul.s 0xe4000001 0xd7ffffff 0x00000000 0 1 -> 0x7c800000 0x00000080 +02135 mul.s 0xe4000001 0xd8000001 0x00000000 0 1 -> 0x7c800002 0x00000080 +02136 mul.s 0x64400000 0x58000000 0x00000000 0 1 -> 0x7cc00000 0x00000000 +02137 mul.s 0x64400000 0x57ffffff 0x00000000 0 1 -> 0x7cbfffff 0x00000080 +02138 mul.s 0x64400000 0x58000001 0x00000000 0 1 -> 0x7cc00001 0x00000080 +02139 mul.s 0xe4400000 0xd8000000 0x00000000 0 1 -> 0x7cc00000 0x00000000 +02140 mul.s 0xe4400000 0xd7ffffff 0x00000000 0 1 -> 0x7cbfffff 0x00000080 +02141 mul.s 0xe4400000 0xd8000001 0x00000000 0 1 -> 0x7cc00001 0x00000080 +02142 mul.s 0x647fffff 0x58000000 0x00000000 0 1 -> 0x7cffffff 0x00000000 +02143 mul.s 0x647fffff 0x57ffffff 0x00000000 0 1 -> 0x7cfffffe 0x00000080 +02144 mul.s 0x647fffff 0x58000001 0x00000000 0 1 -> 0x7d000000 0x00000080 +02145 mul.s 0xe47fffff 0xd8000000 0x00000000 0 1 -> 0x7cffffff 0x00000000 +02146 mul.s 0xe47fffff 0xd7ffffff 0x00000000 0 1 -> 0x7cfffffe 0x00000080 +02147 mul.s 0xe47fffff 0xd8000001 0x00000000 0 1 -> 0x7d000000 0x00000080 +02148 mul.s 0x64000002 0x58000000 0x00000000 0 1 -> 0x7c800002 0x00000000 +02149 mul.s 0x64000002 0x57ffffff 0x00000000 0 1 -> 0x7c800001 0x00000080 +02150 mul.s 0x64000002 0x58000001 0x00000000 0 1 -> 0x7c800003 0x00000080 +02151 mul.s 0xe4000002 0xd8000000 0x00000000 0 1 -> 0x7c800002 0x00000000 +02152 mul.s 0xe4000002 0xd7ffffff 0x00000000 0 1 -> 0x7c800001 0x00000080 +02153 mul.s 0xe4000002 0xd8000001 0x00000000 0 1 -> 0x7c800003 0x00000080 +02154 mul.s 0x64000003 0x58000000 0x00000000 0 1 -> 0x7c800003 0x00000000 +02155 mul.s 0x64000003 0x57ffffff 0x00000000 0 1 -> 0x7c800002 0x00000080 +02156 mul.s 0x64000003 0x58000001 0x00000000 0 1 -> 0x7c800004 0x00000080 +02157 mul.s 0xe4000003 0xd8000000 0x00000000 0 1 -> 0x7c800003 0x00000000 +02158 mul.s 0xe4000003 0xd7ffffff 0x00000000 0 1 -> 0x7c800002 0x00000080 +02159 mul.s 0xe4000003 0xd8000001 0x00000000 0 1 -> 0x7c800004 0x00000080 +02160 mul.s 0x3f800000 0x33800000 0x00000000 0 2 -> 0x33800000 0x00000000 +02161 mul.s 0x3f800000 0x337fffff 0x00000000 0 2 -> 0x337fffff 0x00000000 +02162 mul.s 0x3f800000 0x33800001 0x00000000 0 2 -> 0x33800001 0x00000000 +02163 mul.s 0xbf800000 0xb3800000 0x00000000 0 2 -> 0x33800000 0x00000000 +02164 mul.s 0xbf800000 0xb37fffff 0x00000000 0 2 -> 0x337fffff 0x00000000 +02165 mul.s 0xbf800000 0xb3800001 0x00000000 0 2 -> 0x33800001 0x00000000 +02166 mul.s 0x3f800001 0x33800000 0x00000000 0 2 -> 0x33800001 0x00000000 +02167 mul.s 0x3f800001 0x337fffff 0x00000000 0 2 -> 0x33800001 0x00000080 +02168 mul.s 0x3f800001 0x33800001 0x00000000 0 2 -> 0x33800003 0x00000080 +02169 mul.s 0xbf800001 0xb3800000 0x00000000 0 2 -> 0x33800001 0x00000000 +02170 mul.s 0xbf800001 0xb37fffff 0x00000000 0 2 -> 0x33800001 0x00000080 +02171 mul.s 0xbf800001 0xb3800001 0x00000000 0 2 -> 0x33800003 0x00000080 +02172 mul.s 0x3fc00000 0x33800000 0x00000000 0 2 -> 0x33c00000 0x00000000 +02173 mul.s 0x3fc00000 0x337fffff 0x00000000 0 2 -> 0x33c00000 0x00000080 +02174 mul.s 0x3fc00000 0x33800001 0x00000000 0 2 -> 0x33c00002 0x00000080 +02175 mul.s 0xbfc00000 0xb3800000 0x00000000 0 2 -> 0x33c00000 0x00000000 +02176 mul.s 0xbfc00000 0xb37fffff 0x00000000 0 2 -> 0x33c00000 0x00000080 +02177 mul.s 0xbfc00000 0xb3800001 0x00000000 0 2 -> 0x33c00002 0x00000080 +02178 mul.s 0x3fffffff 0x33800000 0x00000000 0 2 -> 0x33ffffff 0x00000000 +02179 mul.s 0x3fffffff 0x337fffff 0x00000000 0 2 -> 0x33ffffff 0x00000080 +02180 mul.s 0x3fffffff 0x33800001 0x00000000 0 2 -> 0x34000001 0x00000080 +02181 mul.s 0xbfffffff 0xb3800000 0x00000000 0 2 -> 0x33ffffff 0x00000000 +02182 mul.s 0xbfffffff 0xb37fffff 0x00000000 0 2 -> 0x33ffffff 0x00000080 +02183 mul.s 0xbfffffff 0xb3800001 0x00000000 0 2 -> 0x34000001 0x00000080 +02184 mul.s 0x3f800002 0x33800000 0x00000000 0 2 -> 0x33800002 0x00000000 +02185 mul.s 0x3f800002 0x337fffff 0x00000000 0 2 -> 0x33800002 0x00000080 +02186 mul.s 0x3f800002 0x33800001 0x00000000 0 2 -> 0x33800004 0x00000080 +02187 mul.s 0xbf800002 0xb3800000 0x00000000 0 2 -> 0x33800002 0x00000000 +02188 mul.s 0xbf800002 0xb37fffff 0x00000000 0 2 -> 0x33800002 0x00000080 +02189 mul.s 0xbf800002 0xb3800001 0x00000000 0 2 -> 0x33800004 0x00000080 +02190 mul.s 0x3f800003 0x33800000 0x00000000 0 2 -> 0x33800003 0x00000000 +02191 mul.s 0x3f800003 0x337fffff 0x00000000 0 2 -> 0x33800003 0x00000080 +02192 mul.s 0x3f800003 0x33800001 0x00000000 0 2 -> 0x33800005 0x00000080 +02193 mul.s 0xbf800003 0xb3800000 0x00000000 0 2 -> 0x33800003 0x00000000 +02194 mul.s 0xbf800003 0xb37fffff 0x00000000 0 2 -> 0x33800003 0x00000080 +02195 mul.s 0xbf800003 0xb3800001 0x00000000 0 2 -> 0x33800005 0x00000080 +02196 mul.s 0x41000000 0x35000000 0x00000000 0 2 -> 0x36800000 0x00000000 +02197 mul.s 0x41000000 0x34ffffff 0x00000000 0 2 -> 0x367fffff 0x00000000 +02198 mul.s 0x41000000 0x35000001 0x00000000 0 2 -> 0x36800001 0x00000000 +02199 mul.s 0xc1000000 0xb5000000 0x00000000 0 2 -> 0x36800000 0x00000000 +02200 mul.s 0xc1000000 0xb4ffffff 0x00000000 0 2 -> 0x367fffff 0x00000000 +02201 mul.s 0xc1000000 0xb5000001 0x00000000 0 2 -> 0x36800001 0x00000000 +02202 mul.s 0x41000001 0x35000000 0x00000000 0 2 -> 0x36800001 0x00000000 +02203 mul.s 0x41000001 0x34ffffff 0x00000000 0 2 -> 0x36800001 0x00000080 +02204 mul.s 0x41000001 0x35000001 0x00000000 0 2 -> 0x36800003 0x00000080 +02205 mul.s 0xc1000001 0xb5000000 0x00000000 0 2 -> 0x36800001 0x00000000 +02206 mul.s 0xc1000001 0xb4ffffff 0x00000000 0 2 -> 0x36800001 0x00000080 +02207 mul.s 0xc1000001 0xb5000001 0x00000000 0 2 -> 0x36800003 0x00000080 +02208 mul.s 0x41400000 0x35000000 0x00000000 0 2 -> 0x36c00000 0x00000000 +02209 mul.s 0x41400000 0x34ffffff 0x00000000 0 2 -> 0x36c00000 0x00000080 +02210 mul.s 0x41400000 0x35000001 0x00000000 0 2 -> 0x36c00002 0x00000080 +02211 mul.s 0xc1400000 0xb5000000 0x00000000 0 2 -> 0x36c00000 0x00000000 +02212 mul.s 0xc1400000 0xb4ffffff 0x00000000 0 2 -> 0x36c00000 0x00000080 +02213 mul.s 0xc1400000 0xb5000001 0x00000000 0 2 -> 0x36c00002 0x00000080 +02214 mul.s 0x417fffff 0x35000000 0x00000000 0 2 -> 0x36ffffff 0x00000000 +02215 mul.s 0x417fffff 0x34ffffff 0x00000000 0 2 -> 0x36ffffff 0x00000080 +02216 mul.s 0x417fffff 0x35000001 0x00000000 0 2 -> 0x37000001 0x00000080 +02217 mul.s 0xc17fffff 0xb5000000 0x00000000 0 2 -> 0x36ffffff 0x00000000 +02218 mul.s 0xc17fffff 0xb4ffffff 0x00000000 0 2 -> 0x36ffffff 0x00000080 +02219 mul.s 0xc17fffff 0xb5000001 0x00000000 0 2 -> 0x37000001 0x00000080 +02220 mul.s 0x41000002 0x35000000 0x00000000 0 2 -> 0x36800002 0x00000000 +02221 mul.s 0x41000002 0x34ffffff 0x00000000 0 2 -> 0x36800002 0x00000080 +02222 mul.s 0x41000002 0x35000001 0x00000000 0 2 -> 0x36800004 0x00000080 +02223 mul.s 0xc1000002 0xb5000000 0x00000000 0 2 -> 0x36800002 0x00000000 +02224 mul.s 0xc1000002 0xb4ffffff 0x00000000 0 2 -> 0x36800002 0x00000080 +02225 mul.s 0xc1000002 0xb5000001 0x00000000 0 2 -> 0x36800004 0x00000080 +02226 mul.s 0x41000003 0x35000000 0x00000000 0 2 -> 0x36800003 0x00000000 +02227 mul.s 0x41000003 0x34ffffff 0x00000000 0 2 -> 0x36800003 0x00000080 +02228 mul.s 0x41000003 0x35000001 0x00000000 0 2 -> 0x36800005 0x00000080 +02229 mul.s 0xc1000003 0xb5000000 0x00000000 0 2 -> 0x36800003 0x00000000 +02230 mul.s 0xc1000003 0xb4ffffff 0x00000000 0 2 -> 0x36800003 0x00000080 +02231 mul.s 0xc1000003 0xb5000001 0x00000000 0 2 -> 0x36800005 0x00000080 +02232 mul.s 0x32000000 0x26000000 0x00000000 0 2 -> 0x18800000 0x00000000 +02233 mul.s 0x32000000 0x25ffffff 0x00000000 0 2 -> 0x187fffff 0x00000000 +02234 mul.s 0x32000000 0x26000001 0x00000000 0 2 -> 0x18800001 0x00000000 +02235 mul.s 0xb2000000 0xa6000000 0x00000000 0 2 -> 0x18800000 0x00000000 +02236 mul.s 0xb2000000 0xa5ffffff 0x00000000 0 2 -> 0x187fffff 0x00000000 +02237 mul.s 0xb2000000 0xa6000001 0x00000000 0 2 -> 0x18800001 0x00000000 +02238 mul.s 0x32000001 0x26000000 0x00000000 0 2 -> 0x18800001 0x00000000 +02239 mul.s 0x32000001 0x25ffffff 0x00000000 0 2 -> 0x18800001 0x00000080 +02240 mul.s 0x32000001 0x26000001 0x00000000 0 2 -> 0x18800003 0x00000080 +02241 mul.s 0xb2000001 0xa6000000 0x00000000 0 2 -> 0x18800001 0x00000000 +02242 mul.s 0xb2000001 0xa5ffffff 0x00000000 0 2 -> 0x18800001 0x00000080 +02243 mul.s 0xb2000001 0xa6000001 0x00000000 0 2 -> 0x18800003 0x00000080 +02244 mul.s 0x32400000 0x26000000 0x00000000 0 2 -> 0x18c00000 0x00000000 +02245 mul.s 0x32400000 0x25ffffff 0x00000000 0 2 -> 0x18c00000 0x00000080 +02246 mul.s 0x32400000 0x26000001 0x00000000 0 2 -> 0x18c00002 0x00000080 +02247 mul.s 0xb2400000 0xa6000000 0x00000000 0 2 -> 0x18c00000 0x00000000 +02248 mul.s 0xb2400000 0xa5ffffff 0x00000000 0 2 -> 0x18c00000 0x00000080 +02249 mul.s 0xb2400000 0xa6000001 0x00000000 0 2 -> 0x18c00002 0x00000080 +02250 mul.s 0x327fffff 0x26000000 0x00000000 0 2 -> 0x18ffffff 0x00000000 +02251 mul.s 0x327fffff 0x25ffffff 0x00000000 0 2 -> 0x18ffffff 0x00000080 +02252 mul.s 0x327fffff 0x26000001 0x00000000 0 2 -> 0x19000001 0x00000080 +02253 mul.s 0xb27fffff 0xa6000000 0x00000000 0 2 -> 0x18ffffff 0x00000000 +02254 mul.s 0xb27fffff 0xa5ffffff 0x00000000 0 2 -> 0x18ffffff 0x00000080 +02255 mul.s 0xb27fffff 0xa6000001 0x00000000 0 2 -> 0x19000001 0x00000080 +02256 mul.s 0x32000002 0x26000000 0x00000000 0 2 -> 0x18800002 0x00000000 +02257 mul.s 0x32000002 0x25ffffff 0x00000000 0 2 -> 0x18800002 0x00000080 +02258 mul.s 0x32000002 0x26000001 0x00000000 0 2 -> 0x18800004 0x00000080 +02259 mul.s 0xb2000002 0xa6000000 0x00000000 0 2 -> 0x18800002 0x00000000 +02260 mul.s 0xb2000002 0xa5ffffff 0x00000000 0 2 -> 0x18800002 0x00000080 +02261 mul.s 0xb2000002 0xa6000001 0x00000000 0 2 -> 0x18800004 0x00000080 +02262 mul.s 0x32000003 0x26000000 0x00000000 0 2 -> 0x18800003 0x00000000 +02263 mul.s 0x32000003 0x25ffffff 0x00000000 0 2 -> 0x18800003 0x00000080 +02264 mul.s 0x32000003 0x26000001 0x00000000 0 2 -> 0x18800005 0x00000080 +02265 mul.s 0xb2000003 0xa6000000 0x00000000 0 2 -> 0x18800003 0x00000000 +02266 mul.s 0xb2000003 0xa5ffffff 0x00000000 0 2 -> 0x18800003 0x00000080 +02267 mul.s 0xb2000003 0xa6000001 0x00000000 0 2 -> 0x18800005 0x00000080 +02268 mul.s 0x4b000000 0x3f000000 0x00000000 0 2 -> 0x4a800000 0x00000000 +02269 mul.s 0x4b000000 0x3effffff 0x00000000 0 2 -> 0x4a7fffff 0x00000000 +02270 mul.s 0x4b000000 0x3f000001 0x00000000 0 2 -> 0x4a800001 0x00000000 +02271 mul.s 0xcb000000 0xbf000000 0x00000000 0 2 -> 0x4a800000 0x00000000 +02272 mul.s 0xcb000000 0xbeffffff 0x00000000 0 2 -> 0x4a7fffff 0x00000000 +02273 mul.s 0xcb000000 0xbf000001 0x00000000 0 2 -> 0x4a800001 0x00000000 +02274 mul.s 0x4b000001 0x3f000000 0x00000000 0 2 -> 0x4a800001 0x00000000 +02275 mul.s 0x4b000001 0x3effffff 0x00000000 0 2 -> 0x4a800001 0x00000080 +02276 mul.s 0x4b000001 0x3f000001 0x00000000 0 2 -> 0x4a800003 0x00000080 +02277 mul.s 0xcb000001 0xbf000000 0x00000000 0 2 -> 0x4a800001 0x00000000 +02278 mul.s 0xcb000001 0xbeffffff 0x00000000 0 2 -> 0x4a800001 0x00000080 +02279 mul.s 0xcb000001 0xbf000001 0x00000000 0 2 -> 0x4a800003 0x00000080 +02280 mul.s 0x4b400000 0x3f000000 0x00000000 0 2 -> 0x4ac00000 0x00000000 +02281 mul.s 0x4b400000 0x3effffff 0x00000000 0 2 -> 0x4ac00000 0x00000080 +02282 mul.s 0x4b400000 0x3f000001 0x00000000 0 2 -> 0x4ac00002 0x00000080 +02283 mul.s 0xcb400000 0xbf000000 0x00000000 0 2 -> 0x4ac00000 0x00000000 +02284 mul.s 0xcb400000 0xbeffffff 0x00000000 0 2 -> 0x4ac00000 0x00000080 +02285 mul.s 0xcb400000 0xbf000001 0x00000000 0 2 -> 0x4ac00002 0x00000080 +02286 mul.s 0x4b7fffff 0x3f000000 0x00000000 0 2 -> 0x4affffff 0x00000000 +02287 mul.s 0x4b7fffff 0x3effffff 0x00000000 0 2 -> 0x4affffff 0x00000080 +02288 mul.s 0x4b7fffff 0x3f000001 0x00000000 0 2 -> 0x4b000001 0x00000080 +02289 mul.s 0xcb7fffff 0xbf000000 0x00000000 0 2 -> 0x4affffff 0x00000000 +02290 mul.s 0xcb7fffff 0xbeffffff 0x00000000 0 2 -> 0x4affffff 0x00000080 +02291 mul.s 0xcb7fffff 0xbf000001 0x00000000 0 2 -> 0x4b000001 0x00000080 +02292 mul.s 0x4b000002 0x3f000000 0x00000000 0 2 -> 0x4a800002 0x00000000 +02293 mul.s 0x4b000002 0x3effffff 0x00000000 0 2 -> 0x4a800002 0x00000080 +02294 mul.s 0x4b000002 0x3f000001 0x00000000 0 2 -> 0x4a800004 0x00000080 +02295 mul.s 0xcb000002 0xbf000000 0x00000000 0 2 -> 0x4a800002 0x00000000 +02296 mul.s 0xcb000002 0xbeffffff 0x00000000 0 2 -> 0x4a800002 0x00000080 +02297 mul.s 0xcb000002 0xbf000001 0x00000000 0 2 -> 0x4a800004 0x00000080 +02298 mul.s 0x4b000003 0x3f000000 0x00000000 0 2 -> 0x4a800003 0x00000000 +02299 mul.s 0x4b000003 0x3effffff 0x00000000 0 2 -> 0x4a800003 0x00000080 +02300 mul.s 0x4b000003 0x3f000001 0x00000000 0 2 -> 0x4a800005 0x00000080 +02301 mul.s 0xcb000003 0xbf000000 0x00000000 0 2 -> 0x4a800003 0x00000000 +02302 mul.s 0xcb000003 0xbeffffff 0x00000000 0 2 -> 0x4a800003 0x00000080 +02303 mul.s 0xcb000003 0xbf000001 0x00000000 0 2 -> 0x4a800005 0x00000080 +02304 mul.s 0x1e000000 0x12000000 0x00000000 0 2 -> 0x00000001 0x00000180 +02305 mul.s 0x1e000000 0x11ffffff 0x00000000 0 2 -> 0x00000001 0x00000180 +02306 mul.s 0x1e000000 0x12000001 0x00000000 0 2 -> 0x00000001 0x00000180 +02307 mul.s 0x9e000000 0x92000000 0x00000000 0 2 -> 0x00000001 0x00000180 +02308 mul.s 0x9e000000 0x91ffffff 0x00000000 0 2 -> 0x00000001 0x00000180 +02309 mul.s 0x9e000000 0x92000001 0x00000000 0 2 -> 0x00000001 0x00000180 +02310 mul.s 0x1e000001 0x12000000 0x00000000 0 2 -> 0x00000001 0x00000180 +02311 mul.s 0x1e000001 0x11ffffff 0x00000000 0 2 -> 0x00000001 0x00000180 +02312 mul.s 0x1e000001 0x12000001 0x00000000 0 2 -> 0x00000001 0x00000180 +02313 mul.s 0x9e000001 0x92000000 0x00000000 0 2 -> 0x00000001 0x00000180 +02314 mul.s 0x9e000001 0x91ffffff 0x00000000 0 2 -> 0x00000001 0x00000180 +02315 mul.s 0x9e000001 0x92000001 0x00000000 0 2 -> 0x00000001 0x00000180 +02316 mul.s 0x1e400000 0x12000000 0x00000000 0 2 -> 0x00000001 0x00000180 +02317 mul.s 0x1e400000 0x11ffffff 0x00000000 0 2 -> 0x00000001 0x00000180 +02318 mul.s 0x1e400000 0x12000001 0x00000000 0 2 -> 0x00000001 0x00000180 +02319 mul.s 0x9e400000 0x92000000 0x00000000 0 2 -> 0x00000001 0x00000180 +02320 mul.s 0x9e400000 0x91ffffff 0x00000000 0 2 -> 0x00000001 0x00000180 +02321 mul.s 0x9e400000 0x92000001 0x00000000 0 2 -> 0x00000001 0x00000180 +02322 mul.s 0x1e7fffff 0x12000000 0x00000000 0 2 -> 0x00000001 0x00000180 +02323 mul.s 0x1e7fffff 0x11ffffff 0x00000000 0 2 -> 0x00000001 0x00000180 +02324 mul.s 0x1e7fffff 0x12000001 0x00000000 0 2 -> 0x00000001 0x00000180 +02325 mul.s 0x9e7fffff 0x92000000 0x00000000 0 2 -> 0x00000001 0x00000180 +02326 mul.s 0x9e7fffff 0x91ffffff 0x00000000 0 2 -> 0x00000001 0x00000180 +02327 mul.s 0x9e7fffff 0x92000001 0x00000000 0 2 -> 0x00000001 0x00000180 +02328 mul.s 0x1e000002 0x12000000 0x00000000 0 2 -> 0x00000001 0x00000180 +02329 mul.s 0x1e000002 0x11ffffff 0x00000000 0 2 -> 0x00000001 0x00000180 +02330 mul.s 0x1e000002 0x12000001 0x00000000 0 2 -> 0x00000001 0x00000180 +02331 mul.s 0x9e000002 0x92000000 0x00000000 0 2 -> 0x00000001 0x00000180 +02332 mul.s 0x9e000002 0x91ffffff 0x00000000 0 2 -> 0x00000001 0x00000180 +02333 mul.s 0x9e000002 0x92000001 0x00000000 0 2 -> 0x00000001 0x00000180 +02334 mul.s 0x1e000003 0x12000000 0x00000000 0 2 -> 0x00000001 0x00000180 +02335 mul.s 0x1e000003 0x11ffffff 0x00000000 0 2 -> 0x00000001 0x00000180 +02336 mul.s 0x1e000003 0x12000001 0x00000000 0 2 -> 0x00000001 0x00000180 +02337 mul.s 0x9e000003 0x92000000 0x00000000 0 2 -> 0x00000001 0x00000180 +02338 mul.s 0x9e000003 0x91ffffff 0x00000000 0 2 -> 0x00000001 0x00000180 +02339 mul.s 0x9e000003 0x92000001 0x00000000 0 2 -> 0x00000001 0x00000180 +02340 mul.s 0x64000000 0x58000000 0x00000000 0 2 -> 0x7c800000 0x00000000 +02341 mul.s 0x64000000 0x57ffffff 0x00000000 0 2 -> 0x7c7fffff 0x00000000 +02342 mul.s 0x64000000 0x58000001 0x00000000 0 2 -> 0x7c800001 0x00000000 +02343 mul.s 0xe4000000 0xd8000000 0x00000000 0 2 -> 0x7c800000 0x00000000 +02344 mul.s 0xe4000000 0xd7ffffff 0x00000000 0 2 -> 0x7c7fffff 0x00000000 +02345 mul.s 0xe4000000 0xd8000001 0x00000000 0 2 -> 0x7c800001 0x00000000 +02346 mul.s 0x64000001 0x58000000 0x00000000 0 2 -> 0x7c800001 0x00000000 +02347 mul.s 0x64000001 0x57ffffff 0x00000000 0 2 -> 0x7c800001 0x00000080 +02348 mul.s 0x64000001 0x58000001 0x00000000 0 2 -> 0x7c800003 0x00000080 +02349 mul.s 0xe4000001 0xd8000000 0x00000000 0 2 -> 0x7c800001 0x00000000 +02350 mul.s 0xe4000001 0xd7ffffff 0x00000000 0 2 -> 0x7c800001 0x00000080 +02351 mul.s 0xe4000001 0xd8000001 0x00000000 0 2 -> 0x7c800003 0x00000080 +02352 mul.s 0x64400000 0x58000000 0x00000000 0 2 -> 0x7cc00000 0x00000000 +02353 mul.s 0x64400000 0x57ffffff 0x00000000 0 2 -> 0x7cc00000 0x00000080 +02354 mul.s 0x64400000 0x58000001 0x00000000 0 2 -> 0x7cc00002 0x00000080 +02355 mul.s 0xe4400000 0xd8000000 0x00000000 0 2 -> 0x7cc00000 0x00000000 +02356 mul.s 0xe4400000 0xd7ffffff 0x00000000 0 2 -> 0x7cc00000 0x00000080 +02357 mul.s 0xe4400000 0xd8000001 0x00000000 0 2 -> 0x7cc00002 0x00000080 +02358 mul.s 0x647fffff 0x58000000 0x00000000 0 2 -> 0x7cffffff 0x00000000 +02359 mul.s 0x647fffff 0x57ffffff 0x00000000 0 2 -> 0x7cffffff 0x00000080 +02360 mul.s 0x647fffff 0x58000001 0x00000000 0 2 -> 0x7d000001 0x00000080 +02361 mul.s 0xe47fffff 0xd8000000 0x00000000 0 2 -> 0x7cffffff 0x00000000 +02362 mul.s 0xe47fffff 0xd7ffffff 0x00000000 0 2 -> 0x7cffffff 0x00000080 +02363 mul.s 0xe47fffff 0xd8000001 0x00000000 0 2 -> 0x7d000001 0x00000080 +02364 mul.s 0x64000002 0x58000000 0x00000000 0 2 -> 0x7c800002 0x00000000 +02365 mul.s 0x64000002 0x57ffffff 0x00000000 0 2 -> 0x7c800002 0x00000080 +02366 mul.s 0x64000002 0x58000001 0x00000000 0 2 -> 0x7c800004 0x00000080 +02367 mul.s 0xe4000002 0xd8000000 0x00000000 0 2 -> 0x7c800002 0x00000000 +02368 mul.s 0xe4000002 0xd7ffffff 0x00000000 0 2 -> 0x7c800002 0x00000080 +02369 mul.s 0xe4000002 0xd8000001 0x00000000 0 2 -> 0x7c800004 0x00000080 +02370 mul.s 0x64000003 0x58000000 0x00000000 0 2 -> 0x7c800003 0x00000000 +02371 mul.s 0x64000003 0x57ffffff 0x00000000 0 2 -> 0x7c800003 0x00000080 +02372 mul.s 0x64000003 0x58000001 0x00000000 0 2 -> 0x7c800005 0x00000080 +02373 mul.s 0xe4000003 0xd8000000 0x00000000 0 2 -> 0x7c800003 0x00000000 +02374 mul.s 0xe4000003 0xd7ffffff 0x00000000 0 2 -> 0x7c800003 0x00000080 +02375 mul.s 0xe4000003 0xd8000001 0x00000000 0 2 -> 0x7c800005 0x00000080 +02376 mul.s 0x3f800000 0x33800000 0x00000000 0 3 -> 0x33800000 0x00000000 +02377 mul.s 0x3f800000 0x337fffff 0x00000000 0 3 -> 0x337fffff 0x00000000 +02378 mul.s 0x3f800000 0x33800001 0x00000000 0 3 -> 0x33800001 0x00000000 +02379 mul.s 0xbf800000 0xb3800000 0x00000000 0 3 -> 0x33800000 0x00000000 +02380 mul.s 0xbf800000 0xb37fffff 0x00000000 0 3 -> 0x337fffff 0x00000000 +02381 mul.s 0xbf800000 0xb3800001 0x00000000 0 3 -> 0x33800001 0x00000000 +02382 mul.s 0x3f800001 0x33800000 0x00000000 0 3 -> 0x33800001 0x00000000 +02383 mul.s 0x3f800001 0x337fffff 0x00000000 0 3 -> 0x33800000 0x00000080 +02384 mul.s 0x3f800001 0x33800001 0x00000000 0 3 -> 0x33800002 0x00000080 +02385 mul.s 0xbf800001 0xb3800000 0x00000000 0 3 -> 0x33800001 0x00000000 +02386 mul.s 0xbf800001 0xb37fffff 0x00000000 0 3 -> 0x33800000 0x00000080 +02387 mul.s 0xbf800001 0xb3800001 0x00000000 0 3 -> 0x33800002 0x00000080 +02388 mul.s 0x3fc00000 0x33800000 0x00000000 0 3 -> 0x33c00000 0x00000000 +02389 mul.s 0x3fc00000 0x337fffff 0x00000000 0 3 -> 0x33bfffff 0x00000080 +02390 mul.s 0x3fc00000 0x33800001 0x00000000 0 3 -> 0x33c00001 0x00000080 +02391 mul.s 0xbfc00000 0xb3800000 0x00000000 0 3 -> 0x33c00000 0x00000000 +02392 mul.s 0xbfc00000 0xb37fffff 0x00000000 0 3 -> 0x33bfffff 0x00000080 +02393 mul.s 0xbfc00000 0xb3800001 0x00000000 0 3 -> 0x33c00001 0x00000080 +02394 mul.s 0x3fffffff 0x33800000 0x00000000 0 3 -> 0x33ffffff 0x00000000 +02395 mul.s 0x3fffffff 0x337fffff 0x00000000 0 3 -> 0x33fffffe 0x00000080 +02396 mul.s 0x3fffffff 0x33800001 0x00000000 0 3 -> 0x34000000 0x00000080 +02397 mul.s 0xbfffffff 0xb3800000 0x00000000 0 3 -> 0x33ffffff 0x00000000 +02398 mul.s 0xbfffffff 0xb37fffff 0x00000000 0 3 -> 0x33fffffe 0x00000080 +02399 mul.s 0xbfffffff 0xb3800001 0x00000000 0 3 -> 0x34000000 0x00000080 +02400 mul.s 0x3f800002 0x33800000 0x00000000 0 3 -> 0x33800002 0x00000000 +02401 mul.s 0x3f800002 0x337fffff 0x00000000 0 3 -> 0x33800001 0x00000080 +02402 mul.s 0x3f800002 0x33800001 0x00000000 0 3 -> 0x33800003 0x00000080 +02403 mul.s 0xbf800002 0xb3800000 0x00000000 0 3 -> 0x33800002 0x00000000 +02404 mul.s 0xbf800002 0xb37fffff 0x00000000 0 3 -> 0x33800001 0x00000080 +02405 mul.s 0xbf800002 0xb3800001 0x00000000 0 3 -> 0x33800003 0x00000080 +02406 mul.s 0x3f800003 0x33800000 0x00000000 0 3 -> 0x33800003 0x00000000 +02407 mul.s 0x3f800003 0x337fffff 0x00000000 0 3 -> 0x33800002 0x00000080 +02408 mul.s 0x3f800003 0x33800001 0x00000000 0 3 -> 0x33800004 0x00000080 +02409 mul.s 0xbf800003 0xb3800000 0x00000000 0 3 -> 0x33800003 0x00000000 +02410 mul.s 0xbf800003 0xb37fffff 0x00000000 0 3 -> 0x33800002 0x00000080 +02411 mul.s 0xbf800003 0xb3800001 0x00000000 0 3 -> 0x33800004 0x00000080 +02412 mul.s 0x41000000 0x35000000 0x00000000 0 3 -> 0x36800000 0x00000000 +02413 mul.s 0x41000000 0x34ffffff 0x00000000 0 3 -> 0x367fffff 0x00000000 +02414 mul.s 0x41000000 0x35000001 0x00000000 0 3 -> 0x36800001 0x00000000 +02415 mul.s 0xc1000000 0xb5000000 0x00000000 0 3 -> 0x36800000 0x00000000 +02416 mul.s 0xc1000000 0xb4ffffff 0x00000000 0 3 -> 0x367fffff 0x00000000 +02417 mul.s 0xc1000000 0xb5000001 0x00000000 0 3 -> 0x36800001 0x00000000 +02418 mul.s 0x41000001 0x35000000 0x00000000 0 3 -> 0x36800001 0x00000000 +02419 mul.s 0x41000001 0x34ffffff 0x00000000 0 3 -> 0x36800000 0x00000080 +02420 mul.s 0x41000001 0x35000001 0x00000000 0 3 -> 0x36800002 0x00000080 +02421 mul.s 0xc1000001 0xb5000000 0x00000000 0 3 -> 0x36800001 0x00000000 +02422 mul.s 0xc1000001 0xb4ffffff 0x00000000 0 3 -> 0x36800000 0x00000080 +02423 mul.s 0xc1000001 0xb5000001 0x00000000 0 3 -> 0x36800002 0x00000080 +02424 mul.s 0x41400000 0x35000000 0x00000000 0 3 -> 0x36c00000 0x00000000 +02425 mul.s 0x41400000 0x34ffffff 0x00000000 0 3 -> 0x36bfffff 0x00000080 +02426 mul.s 0x41400000 0x35000001 0x00000000 0 3 -> 0x36c00001 0x00000080 +02427 mul.s 0xc1400000 0xb5000000 0x00000000 0 3 -> 0x36c00000 0x00000000 +02428 mul.s 0xc1400000 0xb4ffffff 0x00000000 0 3 -> 0x36bfffff 0x00000080 +02429 mul.s 0xc1400000 0xb5000001 0x00000000 0 3 -> 0x36c00001 0x00000080 +02430 mul.s 0x417fffff 0x35000000 0x00000000 0 3 -> 0x36ffffff 0x00000000 +02431 mul.s 0x417fffff 0x34ffffff 0x00000000 0 3 -> 0x36fffffe 0x00000080 +02432 mul.s 0x417fffff 0x35000001 0x00000000 0 3 -> 0x37000000 0x00000080 +02433 mul.s 0xc17fffff 0xb5000000 0x00000000 0 3 -> 0x36ffffff 0x00000000 +02434 mul.s 0xc17fffff 0xb4ffffff 0x00000000 0 3 -> 0x36fffffe 0x00000080 +02435 mul.s 0xc17fffff 0xb5000001 0x00000000 0 3 -> 0x37000000 0x00000080 +02436 mul.s 0x41000002 0x35000000 0x00000000 0 3 -> 0x36800002 0x00000000 +02437 mul.s 0x41000002 0x34ffffff 0x00000000 0 3 -> 0x36800001 0x00000080 +02438 mul.s 0x41000002 0x35000001 0x00000000 0 3 -> 0x36800003 0x00000080 +02439 mul.s 0xc1000002 0xb5000000 0x00000000 0 3 -> 0x36800002 0x00000000 +02440 mul.s 0xc1000002 0xb4ffffff 0x00000000 0 3 -> 0x36800001 0x00000080 +02441 mul.s 0xc1000002 0xb5000001 0x00000000 0 3 -> 0x36800003 0x00000080 +02442 mul.s 0x41000003 0x35000000 0x00000000 0 3 -> 0x36800003 0x00000000 +02443 mul.s 0x41000003 0x34ffffff 0x00000000 0 3 -> 0x36800002 0x00000080 +02444 mul.s 0x41000003 0x35000001 0x00000000 0 3 -> 0x36800004 0x00000080 +02445 mul.s 0xc1000003 0xb5000000 0x00000000 0 3 -> 0x36800003 0x00000000 +02446 mul.s 0xc1000003 0xb4ffffff 0x00000000 0 3 -> 0x36800002 0x00000080 +02447 mul.s 0xc1000003 0xb5000001 0x00000000 0 3 -> 0x36800004 0x00000080 +02448 mul.s 0x32000000 0x26000000 0x00000000 0 3 -> 0x18800000 0x00000000 +02449 mul.s 0x32000000 0x25ffffff 0x00000000 0 3 -> 0x187fffff 0x00000000 +02450 mul.s 0x32000000 0x26000001 0x00000000 0 3 -> 0x18800001 0x00000000 +02451 mul.s 0xb2000000 0xa6000000 0x00000000 0 3 -> 0x18800000 0x00000000 +02452 mul.s 0xb2000000 0xa5ffffff 0x00000000 0 3 -> 0x187fffff 0x00000000 +02453 mul.s 0xb2000000 0xa6000001 0x00000000 0 3 -> 0x18800001 0x00000000 +02454 mul.s 0x32000001 0x26000000 0x00000000 0 3 -> 0x18800001 0x00000000 +02455 mul.s 0x32000001 0x25ffffff 0x00000000 0 3 -> 0x18800000 0x00000080 +02456 mul.s 0x32000001 0x26000001 0x00000000 0 3 -> 0x18800002 0x00000080 +02457 mul.s 0xb2000001 0xa6000000 0x00000000 0 3 -> 0x18800001 0x00000000 +02458 mul.s 0xb2000001 0xa5ffffff 0x00000000 0 3 -> 0x18800000 0x00000080 +02459 mul.s 0xb2000001 0xa6000001 0x00000000 0 3 -> 0x18800002 0x00000080 +02460 mul.s 0x32400000 0x26000000 0x00000000 0 3 -> 0x18c00000 0x00000000 +02461 mul.s 0x32400000 0x25ffffff 0x00000000 0 3 -> 0x18bfffff 0x00000080 +02462 mul.s 0x32400000 0x26000001 0x00000000 0 3 -> 0x18c00001 0x00000080 +02463 mul.s 0xb2400000 0xa6000000 0x00000000 0 3 -> 0x18c00000 0x00000000 +02464 mul.s 0xb2400000 0xa5ffffff 0x00000000 0 3 -> 0x18bfffff 0x00000080 +02465 mul.s 0xb2400000 0xa6000001 0x00000000 0 3 -> 0x18c00001 0x00000080 +02466 mul.s 0x327fffff 0x26000000 0x00000000 0 3 -> 0x18ffffff 0x00000000 +02467 mul.s 0x327fffff 0x25ffffff 0x00000000 0 3 -> 0x18fffffe 0x00000080 +02468 mul.s 0x327fffff 0x26000001 0x00000000 0 3 -> 0x19000000 0x00000080 +02469 mul.s 0xb27fffff 0xa6000000 0x00000000 0 3 -> 0x18ffffff 0x00000000 +02470 mul.s 0xb27fffff 0xa5ffffff 0x00000000 0 3 -> 0x18fffffe 0x00000080 +02471 mul.s 0xb27fffff 0xa6000001 0x00000000 0 3 -> 0x19000000 0x00000080 +02472 mul.s 0x32000002 0x26000000 0x00000000 0 3 -> 0x18800002 0x00000000 +02473 mul.s 0x32000002 0x25ffffff 0x00000000 0 3 -> 0x18800001 0x00000080 +02474 mul.s 0x32000002 0x26000001 0x00000000 0 3 -> 0x18800003 0x00000080 +02475 mul.s 0xb2000002 0xa6000000 0x00000000 0 3 -> 0x18800002 0x00000000 +02476 mul.s 0xb2000002 0xa5ffffff 0x00000000 0 3 -> 0x18800001 0x00000080 +02477 mul.s 0xb2000002 0xa6000001 0x00000000 0 3 -> 0x18800003 0x00000080 +02478 mul.s 0x32000003 0x26000000 0x00000000 0 3 -> 0x18800003 0x00000000 +02479 mul.s 0x32000003 0x25ffffff 0x00000000 0 3 -> 0x18800002 0x00000080 +02480 mul.s 0x32000003 0x26000001 0x00000000 0 3 -> 0x18800004 0x00000080 +02481 mul.s 0xb2000003 0xa6000000 0x00000000 0 3 -> 0x18800003 0x00000000 +02482 mul.s 0xb2000003 0xa5ffffff 0x00000000 0 3 -> 0x18800002 0x00000080 +02483 mul.s 0xb2000003 0xa6000001 0x00000000 0 3 -> 0x18800004 0x00000080 +02484 mul.s 0x4b000000 0x3f000000 0x00000000 0 3 -> 0x4a800000 0x00000000 +02485 mul.s 0x4b000000 0x3effffff 0x00000000 0 3 -> 0x4a7fffff 0x00000000 +02486 mul.s 0x4b000000 0x3f000001 0x00000000 0 3 -> 0x4a800001 0x00000000 +02487 mul.s 0xcb000000 0xbf000000 0x00000000 0 3 -> 0x4a800000 0x00000000 +02488 mul.s 0xcb000000 0xbeffffff 0x00000000 0 3 -> 0x4a7fffff 0x00000000 +02489 mul.s 0xcb000000 0xbf000001 0x00000000 0 3 -> 0x4a800001 0x00000000 +02490 mul.s 0x4b000001 0x3f000000 0x00000000 0 3 -> 0x4a800001 0x00000000 +02491 mul.s 0x4b000001 0x3effffff 0x00000000 0 3 -> 0x4a800000 0x00000080 +02492 mul.s 0x4b000001 0x3f000001 0x00000000 0 3 -> 0x4a800002 0x00000080 +02493 mul.s 0xcb000001 0xbf000000 0x00000000 0 3 -> 0x4a800001 0x00000000 +02494 mul.s 0xcb000001 0xbeffffff 0x00000000 0 3 -> 0x4a800000 0x00000080 +02495 mul.s 0xcb000001 0xbf000001 0x00000000 0 3 -> 0x4a800002 0x00000080 +02496 mul.s 0x4b400000 0x3f000000 0x00000000 0 3 -> 0x4ac00000 0x00000000 +02497 mul.s 0x4b400000 0x3effffff 0x00000000 0 3 -> 0x4abfffff 0x00000080 +02498 mul.s 0x4b400000 0x3f000001 0x00000000 0 3 -> 0x4ac00001 0x00000080 +02499 mul.s 0xcb400000 0xbf000000 0x00000000 0 3 -> 0x4ac00000 0x00000000 +02500 mul.s 0xcb400000 0xbeffffff 0x00000000 0 3 -> 0x4abfffff 0x00000080 +02501 mul.s 0xcb400000 0xbf000001 0x00000000 0 3 -> 0x4ac00001 0x00000080 +02502 mul.s 0x4b7fffff 0x3f000000 0x00000000 0 3 -> 0x4affffff 0x00000000 +02503 mul.s 0x4b7fffff 0x3effffff 0x00000000 0 3 -> 0x4afffffe 0x00000080 +02504 mul.s 0x4b7fffff 0x3f000001 0x00000000 0 3 -> 0x4b000000 0x00000080 +02505 mul.s 0xcb7fffff 0xbf000000 0x00000000 0 3 -> 0x4affffff 0x00000000 +02506 mul.s 0xcb7fffff 0xbeffffff 0x00000000 0 3 -> 0x4afffffe 0x00000080 +02507 mul.s 0xcb7fffff 0xbf000001 0x00000000 0 3 -> 0x4b000000 0x00000080 +02508 mul.s 0x4b000002 0x3f000000 0x00000000 0 3 -> 0x4a800002 0x00000000 +02509 mul.s 0x4b000002 0x3effffff 0x00000000 0 3 -> 0x4a800001 0x00000080 +02510 mul.s 0x4b000002 0x3f000001 0x00000000 0 3 -> 0x4a800003 0x00000080 +02511 mul.s 0xcb000002 0xbf000000 0x00000000 0 3 -> 0x4a800002 0x00000000 +02512 mul.s 0xcb000002 0xbeffffff 0x00000000 0 3 -> 0x4a800001 0x00000080 +02513 mul.s 0xcb000002 0xbf000001 0x00000000 0 3 -> 0x4a800003 0x00000080 +02514 mul.s 0x4b000003 0x3f000000 0x00000000 0 3 -> 0x4a800003 0x00000000 +02515 mul.s 0x4b000003 0x3effffff 0x00000000 0 3 -> 0x4a800002 0x00000080 +02516 mul.s 0x4b000003 0x3f000001 0x00000000 0 3 -> 0x4a800004 0x00000080 +02517 mul.s 0xcb000003 0xbf000000 0x00000000 0 3 -> 0x4a800003 0x00000000 +02518 mul.s 0xcb000003 0xbeffffff 0x00000000 0 3 -> 0x4a800002 0x00000080 +02519 mul.s 0xcb000003 0xbf000001 0x00000000 0 3 -> 0x4a800004 0x00000080 +02520 mul.s 0x1e000000 0x12000000 0x00000000 0 3 -> 0x00000000 0x00000180 +02521 mul.s 0x1e000000 0x11ffffff 0x00000000 0 3 -> 0x00000000 0x00000180 +02522 mul.s 0x1e000000 0x12000001 0x00000000 0 3 -> 0x00000000 0x00000180 +02523 mul.s 0x9e000000 0x92000000 0x00000000 0 3 -> 0x00000000 0x00000180 +02524 mul.s 0x9e000000 0x91ffffff 0x00000000 0 3 -> 0x00000000 0x00000180 +02525 mul.s 0x9e000000 0x92000001 0x00000000 0 3 -> 0x00000000 0x00000180 +02526 mul.s 0x1e000001 0x12000000 0x00000000 0 3 -> 0x00000000 0x00000180 +02527 mul.s 0x1e000001 0x11ffffff 0x00000000 0 3 -> 0x00000000 0x00000180 +02528 mul.s 0x1e000001 0x12000001 0x00000000 0 3 -> 0x00000000 0x00000180 +02529 mul.s 0x9e000001 0x92000000 0x00000000 0 3 -> 0x00000000 0x00000180 +02530 mul.s 0x9e000001 0x91ffffff 0x00000000 0 3 -> 0x00000000 0x00000180 +02531 mul.s 0x9e000001 0x92000001 0x00000000 0 3 -> 0x00000000 0x00000180 +02532 mul.s 0x1e400000 0x12000000 0x00000000 0 3 -> 0x00000000 0x00000180 +02533 mul.s 0x1e400000 0x11ffffff 0x00000000 0 3 -> 0x00000000 0x00000180 +02534 mul.s 0x1e400000 0x12000001 0x00000000 0 3 -> 0x00000000 0x00000180 +02535 mul.s 0x9e400000 0x92000000 0x00000000 0 3 -> 0x00000000 0x00000180 +02536 mul.s 0x9e400000 0x91ffffff 0x00000000 0 3 -> 0x00000000 0x00000180 +02537 mul.s 0x9e400000 0x92000001 0x00000000 0 3 -> 0x00000000 0x00000180 +02538 mul.s 0x1e7fffff 0x12000000 0x00000000 0 3 -> 0x00000000 0x00000180 +02539 mul.s 0x1e7fffff 0x11ffffff 0x00000000 0 3 -> 0x00000000 0x00000180 +02540 mul.s 0x1e7fffff 0x12000001 0x00000000 0 3 -> 0x00000000 0x00000180 +02541 mul.s 0x9e7fffff 0x92000000 0x00000000 0 3 -> 0x00000000 0x00000180 +02542 mul.s 0x9e7fffff 0x91ffffff 0x00000000 0 3 -> 0x00000000 0x00000180 +02543 mul.s 0x9e7fffff 0x92000001 0x00000000 0 3 -> 0x00000000 0x00000180 +02544 mul.s 0x1e000002 0x12000000 0x00000000 0 3 -> 0x00000000 0x00000180 +02545 mul.s 0x1e000002 0x11ffffff 0x00000000 0 3 -> 0x00000000 0x00000180 +02546 mul.s 0x1e000002 0x12000001 0x00000000 0 3 -> 0x00000000 0x00000180 +02547 mul.s 0x9e000002 0x92000000 0x00000000 0 3 -> 0x00000000 0x00000180 +02548 mul.s 0x9e000002 0x91ffffff 0x00000000 0 3 -> 0x00000000 0x00000180 +02549 mul.s 0x9e000002 0x92000001 0x00000000 0 3 -> 0x00000000 0x00000180 +02550 mul.s 0x1e000003 0x12000000 0x00000000 0 3 -> 0x00000000 0x00000180 +02551 mul.s 0x1e000003 0x11ffffff 0x00000000 0 3 -> 0x00000000 0x00000180 +02552 mul.s 0x1e000003 0x12000001 0x00000000 0 3 -> 0x00000000 0x00000180 +02553 mul.s 0x9e000003 0x92000000 0x00000000 0 3 -> 0x00000000 0x00000180 +02554 mul.s 0x9e000003 0x91ffffff 0x00000000 0 3 -> 0x00000000 0x00000180 +02555 mul.s 0x9e000003 0x92000001 0x00000000 0 3 -> 0x00000000 0x00000180 +02556 mul.s 0x64000000 0x58000000 0x00000000 0 3 -> 0x7c800000 0x00000000 +02557 mul.s 0x64000000 0x57ffffff 0x00000000 0 3 -> 0x7c7fffff 0x00000000 +02558 mul.s 0x64000000 0x58000001 0x00000000 0 3 -> 0x7c800001 0x00000000 +02559 mul.s 0xe4000000 0xd8000000 0x00000000 0 3 -> 0x7c800000 0x00000000 +02560 mul.s 0xe4000000 0xd7ffffff 0x00000000 0 3 -> 0x7c7fffff 0x00000000 +02561 mul.s 0xe4000000 0xd8000001 0x00000000 0 3 -> 0x7c800001 0x00000000 +02562 mul.s 0x64000001 0x58000000 0x00000000 0 3 -> 0x7c800001 0x00000000 +02563 mul.s 0x64000001 0x57ffffff 0x00000000 0 3 -> 0x7c800000 0x00000080 +02564 mul.s 0x64000001 0x58000001 0x00000000 0 3 -> 0x7c800002 0x00000080 +02565 mul.s 0xe4000001 0xd8000000 0x00000000 0 3 -> 0x7c800001 0x00000000 +02566 mul.s 0xe4000001 0xd7ffffff 0x00000000 0 3 -> 0x7c800000 0x00000080 +02567 mul.s 0xe4000001 0xd8000001 0x00000000 0 3 -> 0x7c800002 0x00000080 +02568 mul.s 0x64400000 0x58000000 0x00000000 0 3 -> 0x7cc00000 0x00000000 +02569 mul.s 0x64400000 0x57ffffff 0x00000000 0 3 -> 0x7cbfffff 0x00000080 +02570 mul.s 0x64400000 0x58000001 0x00000000 0 3 -> 0x7cc00001 0x00000080 +02571 mul.s 0xe4400000 0xd8000000 0x00000000 0 3 -> 0x7cc00000 0x00000000 +02572 mul.s 0xe4400000 0xd7ffffff 0x00000000 0 3 -> 0x7cbfffff 0x00000080 +02573 mul.s 0xe4400000 0xd8000001 0x00000000 0 3 -> 0x7cc00001 0x00000080 +02574 mul.s 0x647fffff 0x58000000 0x00000000 0 3 -> 0x7cffffff 0x00000000 +02575 mul.s 0x647fffff 0x57ffffff 0x00000000 0 3 -> 0x7cfffffe 0x00000080 +02576 mul.s 0x647fffff 0x58000001 0x00000000 0 3 -> 0x7d000000 0x00000080 +02577 mul.s 0xe47fffff 0xd8000000 0x00000000 0 3 -> 0x7cffffff 0x00000000 +02578 mul.s 0xe47fffff 0xd7ffffff 0x00000000 0 3 -> 0x7cfffffe 0x00000080 +02579 mul.s 0xe47fffff 0xd8000001 0x00000000 0 3 -> 0x7d000000 0x00000080 +02580 mul.s 0x64000002 0x58000000 0x00000000 0 3 -> 0x7c800002 0x00000000 +02581 mul.s 0x64000002 0x57ffffff 0x00000000 0 3 -> 0x7c800001 0x00000080 +02582 mul.s 0x64000002 0x58000001 0x00000000 0 3 -> 0x7c800003 0x00000080 +02583 mul.s 0xe4000002 0xd8000000 0x00000000 0 3 -> 0x7c800002 0x00000000 +02584 mul.s 0xe4000002 0xd7ffffff 0x00000000 0 3 -> 0x7c800001 0x00000080 +02585 mul.s 0xe4000002 0xd8000001 0x00000000 0 3 -> 0x7c800003 0x00000080 +02586 mul.s 0x64000003 0x58000000 0x00000000 0 3 -> 0x7c800003 0x00000000 +02587 mul.s 0x64000003 0x57ffffff 0x00000000 0 3 -> 0x7c800002 0x00000080 +02588 mul.s 0x64000003 0x58000001 0x00000000 0 3 -> 0x7c800004 0x00000080 +02589 mul.s 0xe4000003 0xd8000000 0x00000000 0 3 -> 0x7c800003 0x00000000 +02590 mul.s 0xe4000003 0xd7ffffff 0x00000000 0 3 -> 0x7c800002 0x00000080 +02591 mul.s 0xe4000003 0xd8000001 0x00000000 0 3 -> 0x7c800004 0x00000080 diff --git a/lp-xt/lp-xt-emu/tests/fixtures/fp/signed_zero.txt b/lp-xt/lp-xt-emu/tests/fixtures/fp/signed_zero.txt index 4126cf2f5..3e51861fc 100644 --- a/lp-xt/lp-xt-emu/tests/fixtures/fp/signed_zero.txt +++ b/lp-xt/lp-xt-emu/tests/fixtures/fp/signed_zero.txt @@ -3,228 +3,232 @@ # predicted: lp-xt-emu (host), BEFORE any hardware run — M6 P4, D2. # Never regenerate a row from device output: that inverts # the test into a tautology that passes forever. -# unknown: 8 of 206, by the policy field that closes them: -# 8 default_generated_nan +# unknown: 0 of 206, by the policy field that closes them: # -# --- silicon provenance (M6 P6 fills this in) --- -# board: NOT RUN -# chip-rev: NOT RUN -# flash: NOT RUN -# mac: NOT RUN -# port: NOT RUN -# firmware: NOT RUN -# toolchain: NOT RUN -# date: NOT RUN +# --- silicon provenance (M6 P6 campaign) --- +# board: XIAO-class ESP32-S3 devkit +# chip-rev: esp32s3 v0.2 +# flash: 16 MB (flashed with --flash-size 8mb) +# mac: d8:3b:da:47:29:70 +# port: /dev/cu.usbmodem1201 at capture time (renumbers; identify by MAC) +# firmware: 4e7a3da28728, feature test_xt_fp_conformance +# toolchain: espup esp toolchain esp-14.2.0_20240906 (xtensa-esp32s3-elf-gcc 14.2.0) +# capture: tests/fixtures/fp/captures/families.txt +# date: 2026-07-31 +# +# Promoting these goldens from silicon was correct HERE — the emulator's +# predictions were committed first and the capture was diffed against them, +# which is what made the comparison meaningful. It is NOT a licence to +# refresh a golden from device output anywhere downstream: that inverts a +# test into a tautology that passes forever. # # columns: index op a b c imm fcr -> result fsr # result: a bit pattern, TRAP:, or UNKNOWN: -# fsr: UNKNOWN everywhere — FSR accumulates (measured, M6 P1) and its -# bit layout is architectural (ISA RM Table 4-48; see cpu::FSR_*), -# but WHICH operation raises WHICH flag is still open. Note the RM -# says current implementations raise none, and this silicon does. -00000 neg.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00001 abs.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00002 mov.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00003 neg.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00004 abs.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00005 mov.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00006 add.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00007 add.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00008 add.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00009 add.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00010 add.s 0x00000000 0x3f800000 0x00000000 0 0 -> 0x3f800000 UNKNOWN:fsr_flag_bits -00011 add.s 0x3f800000 0x00000000 0x00000000 0 0 -> 0x3f800000 UNKNOWN:fsr_flag_bits -00012 add.s 0x00000000 0xbf800000 0x00000000 0 0 -> 0xbf800000 UNKNOWN:fsr_flag_bits -00013 add.s 0xbf800000 0x00000000 0x00000000 0 0 -> 0xbf800000 UNKNOWN:fsr_flag_bits -00014 add.s 0x00000000 0x7f800000 0x00000000 0 0 -> 0x7f800000 UNKNOWN:fsr_flag_bits -00015 add.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0x7f800000 UNKNOWN:fsr_flag_bits -00016 add.s 0x00000000 0xff800000 0x00000000 0 0 -> 0xff800000 UNKNOWN:fsr_flag_bits -00017 add.s 0xff800000 0x00000000 0x00000000 0 0 -> 0xff800000 UNKNOWN:fsr_flag_bits -00018 add.s 0x00000000 0x00800000 0x00000000 0 0 -> 0x00800000 UNKNOWN:fsr_flag_bits -00019 add.s 0x00800000 0x00000000 0x00000000 0 0 -> 0x00800000 UNKNOWN:fsr_flag_bits -00020 add.s 0x00000000 0x80800000 0x00000000 0 0 -> 0x80800000 UNKNOWN:fsr_flag_bits -00021 add.s 0x80800000 0x00000000 0x00000000 0 0 -> 0x80800000 UNKNOWN:fsr_flag_bits -00022 add.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00023 add.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00024 add.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00025 add.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00026 add.s 0x80000000 0x3f800000 0x00000000 0 0 -> 0x3f800000 UNKNOWN:fsr_flag_bits -00027 add.s 0x3f800000 0x80000000 0x00000000 0 0 -> 0x3f800000 UNKNOWN:fsr_flag_bits -00028 add.s 0x80000000 0xbf800000 0x00000000 0 0 -> 0xbf800000 UNKNOWN:fsr_flag_bits -00029 add.s 0xbf800000 0x80000000 0x00000000 0 0 -> 0xbf800000 UNKNOWN:fsr_flag_bits -00030 add.s 0x80000000 0x7f800000 0x00000000 0 0 -> 0x7f800000 UNKNOWN:fsr_flag_bits -00031 add.s 0x7f800000 0x80000000 0x00000000 0 0 -> 0x7f800000 UNKNOWN:fsr_flag_bits -00032 add.s 0x80000000 0xff800000 0x00000000 0 0 -> 0xff800000 UNKNOWN:fsr_flag_bits -00033 add.s 0xff800000 0x80000000 0x00000000 0 0 -> 0xff800000 UNKNOWN:fsr_flag_bits -00034 add.s 0x80000000 0x00800000 0x00000000 0 0 -> 0x00800000 UNKNOWN:fsr_flag_bits -00035 add.s 0x00800000 0x80000000 0x00000000 0 0 -> 0x00800000 UNKNOWN:fsr_flag_bits -00036 add.s 0x80000000 0x80800000 0x00000000 0 0 -> 0x80800000 UNKNOWN:fsr_flag_bits -00037 add.s 0x80800000 0x80000000 0x00000000 0 0 -> 0x80800000 UNKNOWN:fsr_flag_bits -00038 sub.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00039 sub.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00040 sub.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00041 sub.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00042 sub.s 0x00000000 0x3f800000 0x00000000 0 0 -> 0xbf800000 UNKNOWN:fsr_flag_bits -00043 sub.s 0x3f800000 0x00000000 0x00000000 0 0 -> 0x3f800000 UNKNOWN:fsr_flag_bits -00044 sub.s 0x00000000 0xbf800000 0x00000000 0 0 -> 0x3f800000 UNKNOWN:fsr_flag_bits -00045 sub.s 0xbf800000 0x00000000 0x00000000 0 0 -> 0xbf800000 UNKNOWN:fsr_flag_bits -00046 sub.s 0x00000000 0x7f800000 0x00000000 0 0 -> 0xff800000 UNKNOWN:fsr_flag_bits -00047 sub.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0x7f800000 UNKNOWN:fsr_flag_bits -00048 sub.s 0x00000000 0xff800000 0x00000000 0 0 -> 0x7f800000 UNKNOWN:fsr_flag_bits -00049 sub.s 0xff800000 0x00000000 0x00000000 0 0 -> 0xff800000 UNKNOWN:fsr_flag_bits -00050 sub.s 0x00000000 0x00800000 0x00000000 0 0 -> 0x80800000 UNKNOWN:fsr_flag_bits -00051 sub.s 0x00800000 0x00000000 0x00000000 0 0 -> 0x00800000 UNKNOWN:fsr_flag_bits -00052 sub.s 0x00000000 0x80800000 0x00000000 0 0 -> 0x00800000 UNKNOWN:fsr_flag_bits -00053 sub.s 0x80800000 0x00000000 0x00000000 0 0 -> 0x80800000 UNKNOWN:fsr_flag_bits -00054 sub.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00055 sub.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00056 sub.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00057 sub.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00058 sub.s 0x80000000 0x3f800000 0x00000000 0 0 -> 0xbf800000 UNKNOWN:fsr_flag_bits -00059 sub.s 0x3f800000 0x80000000 0x00000000 0 0 -> 0x3f800000 UNKNOWN:fsr_flag_bits -00060 sub.s 0x80000000 0xbf800000 0x00000000 0 0 -> 0x3f800000 UNKNOWN:fsr_flag_bits -00061 sub.s 0xbf800000 0x80000000 0x00000000 0 0 -> 0xbf800000 UNKNOWN:fsr_flag_bits -00062 sub.s 0x80000000 0x7f800000 0x00000000 0 0 -> 0xff800000 UNKNOWN:fsr_flag_bits -00063 sub.s 0x7f800000 0x80000000 0x00000000 0 0 -> 0x7f800000 UNKNOWN:fsr_flag_bits -00064 sub.s 0x80000000 0xff800000 0x00000000 0 0 -> 0x7f800000 UNKNOWN:fsr_flag_bits -00065 sub.s 0xff800000 0x80000000 0x00000000 0 0 -> 0xff800000 UNKNOWN:fsr_flag_bits -00066 sub.s 0x80000000 0x00800000 0x00000000 0 0 -> 0x80800000 UNKNOWN:fsr_flag_bits -00067 sub.s 0x00800000 0x80000000 0x00000000 0 0 -> 0x00800000 UNKNOWN:fsr_flag_bits -00068 sub.s 0x80000000 0x80800000 0x00000000 0 0 -> 0x00800000 UNKNOWN:fsr_flag_bits -00069 sub.s 0x80800000 0x80000000 0x00000000 0 0 -> 0x80800000 UNKNOWN:fsr_flag_bits -00070 mul.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00071 mul.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00072 mul.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00073 mul.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00074 mul.s 0x00000000 0x3f800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00075 mul.s 0x3f800000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00076 mul.s 0x00000000 0xbf800000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00077 mul.s 0xbf800000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00078 mul.s 0x00000000 0x7f800000 0x00000000 0 0 -> UNKNOWN:default_generated_nan UNKNOWN:fsr_flag_bits -00079 mul.s 0x7f800000 0x00000000 0x00000000 0 0 -> UNKNOWN:default_generated_nan UNKNOWN:fsr_flag_bits -00080 mul.s 0x00000000 0xff800000 0x00000000 0 0 -> UNKNOWN:default_generated_nan UNKNOWN:fsr_flag_bits -00081 mul.s 0xff800000 0x00000000 0x00000000 0 0 -> UNKNOWN:default_generated_nan UNKNOWN:fsr_flag_bits -00082 mul.s 0x00000000 0x00800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00083 mul.s 0x00800000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00084 mul.s 0x00000000 0x80800000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00085 mul.s 0x80800000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00086 mul.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00087 mul.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00088 mul.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00089 mul.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00090 mul.s 0x80000000 0x3f800000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00091 mul.s 0x3f800000 0x80000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00092 mul.s 0x80000000 0xbf800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00093 mul.s 0xbf800000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00094 mul.s 0x80000000 0x7f800000 0x00000000 0 0 -> UNKNOWN:default_generated_nan UNKNOWN:fsr_flag_bits -00095 mul.s 0x7f800000 0x80000000 0x00000000 0 0 -> UNKNOWN:default_generated_nan UNKNOWN:fsr_flag_bits -00096 mul.s 0x80000000 0xff800000 0x00000000 0 0 -> UNKNOWN:default_generated_nan UNKNOWN:fsr_flag_bits -00097 mul.s 0xff800000 0x80000000 0x00000000 0 0 -> UNKNOWN:default_generated_nan UNKNOWN:fsr_flag_bits -00098 mul.s 0x80000000 0x00800000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00099 mul.s 0x00800000 0x80000000 0x00000000 0 0 -> 0x80000000 UNKNOWN:fsr_flag_bits -00100 mul.s 0x80000000 0x80800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00101 mul.s 0x80800000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00102 oeq.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00103 oeq.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00104 oeq.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00105 oeq.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00106 oeq.s 0x00000000 0x3f800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00107 oeq.s 0x3f800000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00108 oeq.s 0x00000000 0xbf800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00109 oeq.s 0xbf800000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00110 oeq.s 0x00000000 0x7f800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00111 oeq.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00112 oeq.s 0x00000000 0xff800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00113 oeq.s 0xff800000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00114 oeq.s 0x00000000 0x00800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00115 oeq.s 0x00800000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00116 oeq.s 0x00000000 0x80800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00117 oeq.s 0x80800000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00118 oeq.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00119 oeq.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00120 oeq.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00121 oeq.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00122 oeq.s 0x80000000 0x3f800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00123 oeq.s 0x3f800000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00124 oeq.s 0x80000000 0xbf800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00125 oeq.s 0xbf800000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00126 oeq.s 0x80000000 0x7f800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00127 oeq.s 0x7f800000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00128 oeq.s 0x80000000 0xff800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00129 oeq.s 0xff800000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00130 oeq.s 0x80000000 0x00800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00131 oeq.s 0x00800000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00132 oeq.s 0x80000000 0x80800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00133 oeq.s 0x80800000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00134 olt.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00135 olt.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00136 olt.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00137 olt.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00138 olt.s 0x00000000 0x3f800000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00139 olt.s 0x3f800000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00140 olt.s 0x00000000 0xbf800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00141 olt.s 0xbf800000 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00142 olt.s 0x00000000 0x7f800000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00143 olt.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00144 olt.s 0x00000000 0xff800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00145 olt.s 0xff800000 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00146 olt.s 0x00000000 0x00800000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00147 olt.s 0x00800000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00148 olt.s 0x00000000 0x80800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00149 olt.s 0x80800000 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00150 olt.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00151 olt.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00152 olt.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00153 olt.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00154 olt.s 0x80000000 0x3f800000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00155 olt.s 0x3f800000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00156 olt.s 0x80000000 0xbf800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00157 olt.s 0xbf800000 0x80000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00158 olt.s 0x80000000 0x7f800000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00159 olt.s 0x7f800000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00160 olt.s 0x80000000 0xff800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00161 olt.s 0xff800000 0x80000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00162 olt.s 0x80000000 0x00800000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00163 olt.s 0x00800000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00164 olt.s 0x80000000 0x80800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00165 olt.s 0x80800000 0x80000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00166 ole.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00167 ole.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00168 ole.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00169 ole.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00170 ole.s 0x00000000 0x3f800000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00171 ole.s 0x3f800000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00172 ole.s 0x00000000 0xbf800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00173 ole.s 0xbf800000 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00174 ole.s 0x00000000 0x7f800000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00175 ole.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00176 ole.s 0x00000000 0xff800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00177 ole.s 0xff800000 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00178 ole.s 0x00000000 0x00800000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00179 ole.s 0x00800000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00180 ole.s 0x00000000 0x80800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00181 ole.s 0x80800000 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00182 ole.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00183 ole.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00184 ole.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00185 ole.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00186 ole.s 0x80000000 0x3f800000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00187 ole.s 0x3f800000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00188 ole.s 0x80000000 0xbf800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00189 ole.s 0xbf800000 0x80000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00190 ole.s 0x80000000 0x7f800000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00191 ole.s 0x7f800000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00192 ole.s 0x80000000 0xff800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00193 ole.s 0xff800000 0x80000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00194 ole.s 0x80000000 0x00800000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00195 ole.s 0x00800000 0x80000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00196 ole.s 0x80000000 0x80800000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00197 ole.s 0x80800000 0x80000000 0x00000000 0 0 -> 0x00000001 UNKNOWN:fsr_flag_bits -00198 trunc.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00199 round.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00200 floor.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00201 ceil.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00202 trunc.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00203 round.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00204 floor.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits -00205 ceil.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 UNKNOWN:fsr_flag_bits +# fsr: the predicted FSR after the vector, cleared before it — a +# first-class prediction since P6 measured the flag semantics. +00000 neg.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000000 +00001 abs.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00002 mov.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00003 neg.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00004 abs.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00005 mov.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000000 +00006 add.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00007 add.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00008 add.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00009 add.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00010 add.s 0x00000000 0x3f800000 0x00000000 0 0 -> 0x3f800000 0x00000000 +00011 add.s 0x3f800000 0x00000000 0x00000000 0 0 -> 0x3f800000 0x00000000 +00012 add.s 0x00000000 0xbf800000 0x00000000 0 0 -> 0xbf800000 0x00000000 +00013 add.s 0xbf800000 0x00000000 0x00000000 0 0 -> 0xbf800000 0x00000000 +00014 add.s 0x00000000 0x7f800000 0x00000000 0 0 -> 0x7f800000 0x00000000 +00015 add.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0x7f800000 0x00000000 +00016 add.s 0x00000000 0xff800000 0x00000000 0 0 -> 0xff800000 0x00000000 +00017 add.s 0xff800000 0x00000000 0x00000000 0 0 -> 0xff800000 0x00000000 +00018 add.s 0x00000000 0x00800000 0x00000000 0 0 -> 0x00800000 0x00000000 +00019 add.s 0x00800000 0x00000000 0x00000000 0 0 -> 0x00800000 0x00000000 +00020 add.s 0x00000000 0x80800000 0x00000000 0 0 -> 0x80800000 0x00000000 +00021 add.s 0x80800000 0x00000000 0x00000000 0 0 -> 0x80800000 0x00000000 +00022 add.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00023 add.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00024 add.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x80000000 0x00000000 +00025 add.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x80000000 0x00000000 +00026 add.s 0x80000000 0x3f800000 0x00000000 0 0 -> 0x3f800000 0x00000000 +00027 add.s 0x3f800000 0x80000000 0x00000000 0 0 -> 0x3f800000 0x00000000 +00028 add.s 0x80000000 0xbf800000 0x00000000 0 0 -> 0xbf800000 0x00000000 +00029 add.s 0xbf800000 0x80000000 0x00000000 0 0 -> 0xbf800000 0x00000000 +00030 add.s 0x80000000 0x7f800000 0x00000000 0 0 -> 0x7f800000 0x00000000 +00031 add.s 0x7f800000 0x80000000 0x00000000 0 0 -> 0x7f800000 0x00000000 +00032 add.s 0x80000000 0xff800000 0x00000000 0 0 -> 0xff800000 0x00000000 +00033 add.s 0xff800000 0x80000000 0x00000000 0 0 -> 0xff800000 0x00000000 +00034 add.s 0x80000000 0x00800000 0x00000000 0 0 -> 0x00800000 0x00000000 +00035 add.s 0x00800000 0x80000000 0x00000000 0 0 -> 0x00800000 0x00000000 +00036 add.s 0x80000000 0x80800000 0x00000000 0 0 -> 0x80800000 0x00000000 +00037 add.s 0x80800000 0x80000000 0x00000000 0 0 -> 0x80800000 0x00000000 +00038 sub.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00039 sub.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00040 sub.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00041 sub.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000000 +00042 sub.s 0x00000000 0x3f800000 0x00000000 0 0 -> 0xbf800000 0x00000000 +00043 sub.s 0x3f800000 0x00000000 0x00000000 0 0 -> 0x3f800000 0x00000000 +00044 sub.s 0x00000000 0xbf800000 0x00000000 0 0 -> 0x3f800000 0x00000000 +00045 sub.s 0xbf800000 0x00000000 0x00000000 0 0 -> 0xbf800000 0x00000000 +00046 sub.s 0x00000000 0x7f800000 0x00000000 0 0 -> 0xff800000 0x00000000 +00047 sub.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0x7f800000 0x00000000 +00048 sub.s 0x00000000 0xff800000 0x00000000 0 0 -> 0x7f800000 0x00000000 +00049 sub.s 0xff800000 0x00000000 0x00000000 0 0 -> 0xff800000 0x00000000 +00050 sub.s 0x00000000 0x00800000 0x00000000 0 0 -> 0x80800000 0x00000000 +00051 sub.s 0x00800000 0x00000000 0x00000000 0 0 -> 0x00800000 0x00000000 +00052 sub.s 0x00000000 0x80800000 0x00000000 0 0 -> 0x00800000 0x00000000 +00053 sub.s 0x80800000 0x00000000 0x00000000 0 0 -> 0x80800000 0x00000000 +00054 sub.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000000 +00055 sub.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00056 sub.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00057 sub.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00058 sub.s 0x80000000 0x3f800000 0x00000000 0 0 -> 0xbf800000 0x00000000 +00059 sub.s 0x3f800000 0x80000000 0x00000000 0 0 -> 0x3f800000 0x00000000 +00060 sub.s 0x80000000 0xbf800000 0x00000000 0 0 -> 0x3f800000 0x00000000 +00061 sub.s 0xbf800000 0x80000000 0x00000000 0 0 -> 0xbf800000 0x00000000 +00062 sub.s 0x80000000 0x7f800000 0x00000000 0 0 -> 0xff800000 0x00000000 +00063 sub.s 0x7f800000 0x80000000 0x00000000 0 0 -> 0x7f800000 0x00000000 +00064 sub.s 0x80000000 0xff800000 0x00000000 0 0 -> 0x7f800000 0x00000000 +00065 sub.s 0xff800000 0x80000000 0x00000000 0 0 -> 0xff800000 0x00000000 +00066 sub.s 0x80000000 0x00800000 0x00000000 0 0 -> 0x80800000 0x00000000 +00067 sub.s 0x00800000 0x80000000 0x00000000 0 0 -> 0x00800000 0x00000000 +00068 sub.s 0x80000000 0x80800000 0x00000000 0 0 -> 0x00800000 0x00000000 +00069 sub.s 0x80800000 0x80000000 0x00000000 0 0 -> 0x80800000 0x00000000 +00070 mul.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00071 mul.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00072 mul.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x80000000 0x00000000 +00073 mul.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000000 +00074 mul.s 0x00000000 0x3f800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00075 mul.s 0x3f800000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00076 mul.s 0x00000000 0xbf800000 0x00000000 0 0 -> 0x80000000 0x00000000 +00077 mul.s 0xbf800000 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000000 +00078 mul.s 0x00000000 0x7f800000 0x00000000 0 0 -> 0x7fc00000 0x00000800 +00079 mul.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0x7fc00000 0x00000800 +00080 mul.s 0x00000000 0xff800000 0x00000000 0 0 -> 0x7fc00000 0x00000800 +00081 mul.s 0xff800000 0x00000000 0x00000000 0 0 -> 0x7fc00000 0x00000800 +00082 mul.s 0x00000000 0x00800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00083 mul.s 0x00800000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00084 mul.s 0x00000000 0x80800000 0x00000000 0 0 -> 0x80000000 0x00000000 +00085 mul.s 0x80800000 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000000 +00086 mul.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x80000000 0x00000000 +00087 mul.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x80000000 0x00000000 +00088 mul.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00089 mul.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00090 mul.s 0x80000000 0x3f800000 0x00000000 0 0 -> 0x80000000 0x00000000 +00091 mul.s 0x3f800000 0x80000000 0x00000000 0 0 -> 0x80000000 0x00000000 +00092 mul.s 0x80000000 0xbf800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00093 mul.s 0xbf800000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00094 mul.s 0x80000000 0x7f800000 0x00000000 0 0 -> 0x7fc00000 0x00000800 +00095 mul.s 0x7f800000 0x80000000 0x00000000 0 0 -> 0x7fc00000 0x00000800 +00096 mul.s 0x80000000 0xff800000 0x00000000 0 0 -> 0x7fc00000 0x00000800 +00097 mul.s 0xff800000 0x80000000 0x00000000 0 0 -> 0x7fc00000 0x00000800 +00098 mul.s 0x80000000 0x00800000 0x00000000 0 0 -> 0x80000000 0x00000000 +00099 mul.s 0x00800000 0x80000000 0x00000000 0 0 -> 0x80000000 0x00000000 +00100 mul.s 0x80000000 0x80800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00101 mul.s 0x80800000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00102 oeq.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00103 oeq.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00104 oeq.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00105 oeq.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00106 oeq.s 0x00000000 0x3f800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00107 oeq.s 0x3f800000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00108 oeq.s 0x00000000 0xbf800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00109 oeq.s 0xbf800000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00110 oeq.s 0x00000000 0x7f800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00111 oeq.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00112 oeq.s 0x00000000 0xff800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00113 oeq.s 0xff800000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00114 oeq.s 0x00000000 0x00800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00115 oeq.s 0x00800000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00116 oeq.s 0x00000000 0x80800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00117 oeq.s 0x80800000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00118 oeq.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00119 oeq.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00120 oeq.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00121 oeq.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00122 oeq.s 0x80000000 0x3f800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00123 oeq.s 0x3f800000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00124 oeq.s 0x80000000 0xbf800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00125 oeq.s 0xbf800000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00126 oeq.s 0x80000000 0x7f800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00127 oeq.s 0x7f800000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00128 oeq.s 0x80000000 0xff800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00129 oeq.s 0xff800000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00130 oeq.s 0x80000000 0x00800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00131 oeq.s 0x00800000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00132 oeq.s 0x80000000 0x80800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00133 oeq.s 0x80800000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00134 olt.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00135 olt.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00136 olt.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00137 olt.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00138 olt.s 0x00000000 0x3f800000 0x00000000 0 0 -> 0x00000001 0x00000000 +00139 olt.s 0x3f800000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00140 olt.s 0x00000000 0xbf800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00141 olt.s 0xbf800000 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00142 olt.s 0x00000000 0x7f800000 0x00000000 0 0 -> 0x00000001 0x00000000 +00143 olt.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00144 olt.s 0x00000000 0xff800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00145 olt.s 0xff800000 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00146 olt.s 0x00000000 0x00800000 0x00000000 0 0 -> 0x00000001 0x00000000 +00147 olt.s 0x00800000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00148 olt.s 0x00000000 0x80800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00149 olt.s 0x80800000 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00150 olt.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00151 olt.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00152 olt.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00153 olt.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00154 olt.s 0x80000000 0x3f800000 0x00000000 0 0 -> 0x00000001 0x00000000 +00155 olt.s 0x3f800000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00156 olt.s 0x80000000 0xbf800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00157 olt.s 0xbf800000 0x80000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00158 olt.s 0x80000000 0x7f800000 0x00000000 0 0 -> 0x00000001 0x00000000 +00159 olt.s 0x7f800000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00160 olt.s 0x80000000 0xff800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00161 olt.s 0xff800000 0x80000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00162 olt.s 0x80000000 0x00800000 0x00000000 0 0 -> 0x00000001 0x00000000 +00163 olt.s 0x00800000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00164 olt.s 0x80000000 0x80800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00165 olt.s 0x80800000 0x80000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00166 ole.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00167 ole.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00168 ole.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00169 ole.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00170 ole.s 0x00000000 0x3f800000 0x00000000 0 0 -> 0x00000001 0x00000000 +00171 ole.s 0x3f800000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00172 ole.s 0x00000000 0xbf800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00173 ole.s 0xbf800000 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00174 ole.s 0x00000000 0x7f800000 0x00000000 0 0 -> 0x00000001 0x00000000 +00175 ole.s 0x7f800000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00176 ole.s 0x00000000 0xff800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00177 ole.s 0xff800000 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00178 ole.s 0x00000000 0x00800000 0x00000000 0 0 -> 0x00000001 0x00000000 +00179 ole.s 0x00800000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00180 ole.s 0x00000000 0x80800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00181 ole.s 0x80800000 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00182 ole.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00183 ole.s 0x00000000 0x80000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00184 ole.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00185 ole.s 0x80000000 0x80000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00186 ole.s 0x80000000 0x3f800000 0x00000000 0 0 -> 0x00000001 0x00000000 +00187 ole.s 0x3f800000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00188 ole.s 0x80000000 0xbf800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00189 ole.s 0xbf800000 0x80000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00190 ole.s 0x80000000 0x7f800000 0x00000000 0 0 -> 0x00000001 0x00000000 +00191 ole.s 0x7f800000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00192 ole.s 0x80000000 0xff800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00193 ole.s 0xff800000 0x80000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00194 ole.s 0x80000000 0x00800000 0x00000000 0 0 -> 0x00000001 0x00000000 +00195 ole.s 0x00800000 0x80000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00196 ole.s 0x80000000 0x80800000 0x00000000 0 0 -> 0x00000000 0x00000000 +00197 ole.s 0x80800000 0x80000000 0x00000000 0 0 -> 0x00000001 0x00000000 +00198 trunc.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00199 round.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00200 floor.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00201 ceil.s 0x00000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00202 trunc.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00203 round.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00204 floor.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 +00205 ceil.s 0x80000000 0x00000000 0x00000000 0 0 -> 0x00000000 0x00000000 diff --git a/lp-xt/lp-xt-emu/tests/fp_conformance.rs b/lp-xt/lp-xt-emu/tests/fp_conformance.rs index 7632db2fd..c6c3f5faa 100644 --- a/lp-xt/lp-xt-emu/tests/fp_conformance.rs +++ b/lp-xt/lp-xt-emu/tests/fp_conformance.rs @@ -58,6 +58,81 @@ const DEST_B: u8 = 0; const SRC_INT_A: u8 = 2; const DEST_INT_A: u8 = 3; +/// The toolchain's divide sequence, `f0 = f1 / f2` — instruction for +/// instruction the body of the esp-14.2.0 libgcc `__divsf3` (transcribed from +/// objdump; output-as-fact, no library source read). The same text lives as a +/// `global_asm!` kernel in `fw-esp32s3`'s conformance harness, so the device +/// and the emulator run the *same* sequence and the 272 F5 rows compare like +/// for like. +fn div_sequence() -> Vec { + let f = FReg::new; + vec![ + Inst::FpRr(FpRrOp::Div0S, f(3), f(2)), + Inst::FpRr(FpRrOp::Nexp01S, f(4), f(2)), + Inst::ConstS(f(5), 1), + Inst::FpRrr(FpRrrOp::MaddnS, f(5), f(4), f(3)), + Inst::FpRr(FpRrOp::MovS, f(6), f(3)), + Inst::FpRr(FpRrOp::MovS, f(7), f(2)), + Inst::FpRr(FpRrOp::Nexp01S, f(2), f(1)), + Inst::FpRrr(FpRrrOp::MaddnS, f(6), f(5), f(6)), + Inst::ConstS(f(5), 1), + Inst::ConstS(f(0), 0), + Inst::FpRr(FpRrOp::NegS, f(8), f(2)), + Inst::FpRrr(FpRrrOp::MaddnS, f(5), f(4), f(6)), + Inst::FpRrr(FpRrrOp::MaddnS, f(0), f(8), f(3)), + Inst::FpRr(FpRrOp::MkdadjS, f(7), f(1)), + Inst::FpRrr(FpRrrOp::MaddnS, f(6), f(5), f(6)), + Inst::FpRrr(FpRrrOp::MaddnS, f(8), f(4), f(0)), + Inst::ConstS(f(3), 1), + Inst::FpRrr(FpRrrOp::MaddnS, f(3), f(4), f(6)), + Inst::FpRrr(FpRrrOp::MaddnS, f(0), f(8), f(6)), + Inst::FpRr(FpRrOp::NegS, f(2), f(2)), + Inst::FpRrr(FpRrrOp::MaddnS, f(6), f(3), f(6)), + Inst::FpRrr(FpRrrOp::MaddnS, f(2), f(4), f(0)), + Inst::FpRr(FpRrOp::AddexpmS, f(0), f(7)), + Inst::FpRr(FpRrOp::AddexpS, f(6), f(7)), + Inst::FpRrr(FpRrrOp::DivnS, f(0), f(2), f(6)), + ] +} + +/// The toolchain's square-root sequence, `f0 = sqrt(f1)` — the body of the +/// esp-14.2.0 libm `__ieee754_sqrtf` (the raw sequence, not the errno-setting +/// wrapper). Same provenance and same device-side twin as [`div_sequence`]. +fn sqrt_sequence() -> Vec { + let f = FReg::new; + vec![ + Inst::FpRr(FpRrOp::Sqrt0S, f(2), f(1)), + Inst::ConstS(f(3), 0), + Inst::FpRrr(FpRrrOp::MaddnS, f(3), f(2), f(2)), + Inst::FpRr(FpRrOp::Nexp01S, f(4), f(1)), + Inst::ConstS(f(0), 3), + Inst::FpRr(FpRrOp::AddexpS, f(4), f(0)), + Inst::FpRrr(FpRrrOp::MaddnS, f(0), f(3), f(4)), + Inst::FpRr(FpRrOp::Nexp01S, f(3), f(1)), + Inst::FpRr(FpRrOp::NegS, f(5), f(3)), + Inst::FpRrr(FpRrrOp::MaddnS, f(2), f(0), f(2)), + Inst::ConstS(f(0), 0), + Inst::ConstS(f(6), 0), + Inst::ConstS(f(7), 0), + Inst::FpRrr(FpRrrOp::MaddnS, f(0), f(5), f(2)), + Inst::FpRrr(FpRrrOp::MaddnS, f(6), f(2), f(4)), + Inst::ConstS(f(4), 3), + Inst::FpRrr(FpRrrOp::MaddnS, f(7), f(4), f(2)), + Inst::FpRrr(FpRrrOp::MaddnS, f(3), f(0), f(0)), + Inst::FpRrr(FpRrrOp::MaddnS, f(4), f(6), f(2)), + Inst::FpRr(FpRrOp::NegS, f(2), f(7)), + Inst::FpRrr(FpRrrOp::MaddnS, f(0), f(3), f(2)), + Inst::FpRrr(FpRrrOp::MaddnS, f(7), f(4), f(7)), + Inst::FpRr(FpRrOp::MksadjS, f(2), f(1)), + Inst::FpRr(FpRrOp::Nexp01S, f(1), f(1)), + Inst::FpRrr(FpRrrOp::MaddnS, f(1), f(0), f(0)), + Inst::FpRr(FpRrOp::NegS, f(3), f(7)), + Inst::FpRr(FpRrOp::AddexpmS, f(0), f(2)), + Inst::FpRr(FpRrOp::AddexpS, f(3), f(2)), + Inst::FpRrr(FpRrrOp::DivnS, f(0), f(1), f(3)), + ] +} + /// Build the instruction a vector names, or `None` for the pseudo-ops. fn instruction(v: &Vector) -> Option { let (d, a, b) = (FReg::new(DEST_F), FReg::new(SRC_A_F), FReg::new(SRC_B_F)); @@ -108,8 +183,12 @@ fn instruction(v: &Vector) -> Option { } } -/// Run one vector on a fresh-state emulator and report what it predicts. -fn predict(emu: &mut Emulator, v: &Vector) -> Prediction { +/// Run one vector on a fresh-state emulator: `(result, FSR)` predictions. +/// +/// The FSR column is a first-class prediction since the P6 campaign resolved +/// the flag semantics: the register is cleared before the vector and read +/// after it, exactly as the device harness does. +fn predict(emu: &mut Emulator, v: &Vector) -> (Prediction, Prediction) { // Reset only what a vector touches; the memory map is expensive to rebuild // and no vector reads it. emu.cpu.fr = [0; 16]; @@ -123,44 +202,45 @@ fn predict(emu: &mut Emulator, v: &Vector) -> Prediction { emu.cpu.set_a(SRC_INT_A, v.a); emu.cpu.set_a(DEST_INT_A, 0); - let Some(inst) = instruction(v) else { - // The manual's divide and square-root sequences. Predicting them needs - // the semantics of the non-estimate helper steps, so the harness reads - // that field and lets it name itself. This is a derivation, not a - // hand-written classification: when P6 resolves the field, these rows - // stop being UNKNOWN without anyone editing this file. - return match catch_policy(|| { - emu.fp_policy.divide_step_helpers.get(); - }) { - Ok(()) => unreachable!("divide_step_helpers resolved but no sequence executor exists"), - Err(field) => Prediction::Unknown(field), - }; + let insts: Vec = match instruction(v) { + Some(inst) => vec![inst], + // The toolchain's divide and square-root sequences, running on the + // measured helper semantics. The device runs the same sequences. + None => match v.op { + OpCode::Div => div_sequence(), + OpCode::Sqrt => sqrt_sequence(), + _ => unreachable!(), + }, }; let op = v.op; - let outcome: Result, String> = - catch_policy_value(AssertUnwindSafe(|| emu.exec_one(&inst))); + let outcome: Result, String> = catch_policy_value(AssertUnwindSafe(|| { + for inst in &insts { + emu.exec_one(inst)?; + } + Ok(()) + })); match outcome { - Err(field) => Prediction::Unknown(field), - Ok(Err(trap)) => Prediction::Trap(trap.cause), + Err(field) => ( + Prediction::Unknown(field.clone()), + Prediction::Unknown(field), + ), + Ok(Err(trap)) => (Prediction::Trap(trap.cause), Prediction::Bits(emu.cpu.fsr)), Ok(Ok(())) => { - if op.writes_boolean() { + let bits = if op.writes_boolean() { Prediction::Bits(u32::from(emu.cpu.b(DEST_B))) } else if op.writes_integer() { Prediction::Bits(emu.cpu.a(DEST_INT_A)) } else { Prediction::Bits(emu.cpu.f(DEST_F)) - } + }; + (bits, Prediction::Bits(emu.cpu.fsr)) } } } /// Run `f`, converting an unresolved-policy panic into the field's name. Any /// other panic is re-raised, so a real bug stays a real failure. -fn catch_policy(f: impl FnOnce()) -> Result<(), String> { - catch_policy_value(AssertUnwindSafe(f)) -} - fn catch_policy_value(f: AssertUnwindSafe T>) -> Result { lp_xt_emu::fp_policy::suppress_unresolved_panic_output(); let r = std::panic::catch_unwind(f); @@ -220,43 +300,63 @@ fn header(family: Family, unknown: &[(String, usize)]) -> String { let _ = writeln!(s, "# {n:>5} {field}"); } let _ = writeln!(s, "#"); - let _ = writeln!(s, "# --- silicon provenance (M6 P6 fills this in) ---"); - let _ = writeln!(s, "# board: NOT RUN"); - let _ = writeln!(s, "# chip-rev: NOT RUN"); - let _ = writeln!(s, "# flash: NOT RUN"); - let _ = writeln!(s, "# mac: NOT RUN"); - let _ = writeln!(s, "# port: NOT RUN"); - let _ = writeln!(s, "# firmware: NOT RUN"); - let _ = writeln!(s, "# toolchain: NOT RUN"); - let _ = writeln!(s, "# date: NOT RUN"); + let _ = writeln!(s, "# --- silicon provenance (M6 P6 campaign) ---"); + let _ = writeln!(s, "# board: XIAO-class ESP32-S3 devkit"); + let _ = writeln!(s, "# chip-rev: esp32s3 v0.2"); + let _ = writeln!(s, "# flash: 16 MB (flashed with --flash-size 8mb)"); + let _ = writeln!(s, "# mac: d8:3b:da:47:29:70"); + let _ = writeln!( + s, + "# port: /dev/cu.usbmodem1201 at capture time (renumbers; identify by MAC)" + ); + let _ = writeln!( + s, + "# firmware: 4e7a3da28728, feature test_xt_fp_conformance" + ); + let _ = writeln!( + s, + "# toolchain: espup esp toolchain esp-14.2.0_20240906 (xtensa-esp32s3-elf-gcc 14.2.0)" + ); + let _ = writeln!(s, "# capture: tests/fixtures/fp/captures/families.txt"); + let _ = writeln!(s, "# date: 2026-07-31"); let _ = writeln!(s, "#"); - let _ = writeln!(s, "# columns: index op a b c imm fcr -> result fsr"); let _ = writeln!( s, - "# result: a bit pattern, TRAP:, or UNKNOWN:" + "# Promoting these goldens from silicon was correct HERE — the emulator's" ); let _ = writeln!( s, - "# fsr: UNKNOWN everywhere — FSR accumulates (measured, M6 P1) and its" + "# predictions were committed first and the capture was diffed against them," ); let _ = writeln!( s, - "# bit layout is architectural (ISA RM Table 4-48; see cpu::FSR_*)," + "# which is what made the comparison meaningful. It is NOT a licence to" ); let _ = writeln!( s, - "# but WHICH operation raises WHICH flag is still open. Note the RM" + "# refresh a golden from device output anywhere downstream: that inverts a" + ); + let _ = writeln!(s, "# test into a tautology that passes forever."); + let _ = writeln!(s, "#"); + let _ = writeln!(s, "# columns: index op a b c imm fcr -> result fsr"); + let _ = writeln!( + s, + "# result: a bit pattern, TRAP:, or UNKNOWN:" ); let _ = writeln!( s, - "# says current implementations raise none, and this silicon does." + "# fsr: the predicted FSR after the vector, cleared before it — a" + ); + let _ = writeln!( + s, + "# first-class prediction since P6 measured the flag semantics." ); s } -fn row(v: &Vector, p: &Prediction) -> String { +fn row(v: &Vector, p: &Prediction, fsr: &Prediction) -> String { format!( - "{:05} {:<10} {:#010x} {:#010x} {:#010x} {:>2} {} -> {} UNKNOWN:fsr_flag_bits", + "{:05} {:<10} {:#010x} {:#010x} {:#010x} {:>2} {} -> {} {}", v.index, v.op.name(), v.a, @@ -264,7 +364,8 @@ fn row(v: &Vector, p: &Prediction) -> String { v.c, v.imm, v.fcr, - p.render() + p.render(), + fsr.render() ) } @@ -273,21 +374,26 @@ fn row(v: &Vector, p: &Prediction) -> String { /// Parsed by [`parse_predictions`] — the *same* parser the campaign's diff tool /// uses (`just fp-diff`), so a corpus file this replay accepts and the diff tool /// chokes on cannot exist. -fn read_fixture(family: Family) -> Option<(u32, Vec<(u32, Prediction)>)> { +type FixtureRow = (u32, Prediction, Prediction); + +fn read_fixture(family: Family) -> Option<(u32, Vec)> { let text = std::fs::read_to_string(fixtures_dir().join(format!("{}.txt", family.name()))).ok()?; let p = parse_predictions(family.name(), &text).expect("committed corpus must parse"); Some(( p.fingerprint, - p.rows.into_iter().map(|(i, _, pred)| (i, pred)).collect(), + p.rows + .into_iter() + .map(|(i, _, pred, fsr)| (i, pred, fsr)) + .collect(), )) } -fn write_fixture(family: Family, rows: &[(Vector, Prediction)]) { - // Grouped by field rather than counted in bulk: P6 triages one policy field - // at a time, and "3886 unknown" does not tell it where to start. +fn write_fixture(family: Family, rows: &[(Vector, Prediction, Prediction)]) { + // Grouped by field rather than counted in bulk, so any future unknown + // says exactly which policy question reopened. let mut by_field: Vec<(String, usize)> = Vec::new(); - for (_, p) in rows { + for (_, p, _) in rows { if let Prediction::Unknown(f) = p { match by_field.iter_mut().find(|(n, _)| n == f) { Some((_, n)) => *n += 1, @@ -297,8 +403,8 @@ fn write_fixture(family: Family, rows: &[(Vector, Prediction)]) { } by_field.sort_by(|a, b| b.1.cmp(&a.1).then_with(|| a.0.cmp(&b.0))); let mut out = header(family, &by_field); - for (v, p) in rows { - out.push_str(&row(v, p)); + for (v, p, fsr) in rows { + out.push_str(&row(v, p, fsr)); out.push('\n'); } let dir = fixtures_dir(); @@ -306,13 +412,13 @@ fn write_fixture(family: Family, rows: &[(Vector, Prediction)]) { std::fs::write(dir.join(format!("{}.txt", family.name())), out).expect("write fixture"); } -fn predict_family(family: Family) -> Vec<(Vector, Prediction)> { +fn predict_family(family: Family) -> Vec<(Vector, Prediction, Prediction)> { let mut emu = Emulator::new(); (0..count(family)) .map(|i| { let v = vector(family, i); - let p = predict(&mut emu, &v); - (v, p) + let (p, fsr) = predict(&mut emu, &v); + (v, p, fsr) }) .collect() } @@ -352,11 +458,11 @@ fn emulator_matches_the_committed_predictions() { family.name() ); - for ((v, got), (idx, want)) in rows.iter().zip(&committed) { + for ((v, got, got_fsr), (idx, want, want_fsr)) in rows.iter().zip(&committed) { assert_eq!(v.index, *idx, "{}: row order drifted", family.name()); assert_eq!( - got, - want, + (got, got_fsr), + (want, want_fsr), "{} vector {} ({} a={:#010x} b={:#010x} c={:#010x} imm={} fcr={})", family.name(), v.index, @@ -379,50 +485,21 @@ fn emulator_matches_the_committed_predictions() { "no committed predictions for {missing:?} — run with UPDATE_FP_GOLDENS=1" ); - println!( - "fp_conformance: {total_rows} rows, {total_unknown} UNKNOWN \ - ({:.1}%) — each one a question for the M6 P6 silicon campaign", - 100.0 * total_unknown as f64 / total_rows as f64 - ); - // Zero unknowns before P6 would mean the policy layer had quietly acquired - // defaults, which is the failure this milestone exists to prevent. - assert!( - total_unknown > 0, - "the unknown count is zero before the hardware campaign — the policy \ - layer must have acquired defaults" - ); -} - -/// The IEEE-fixed part of the corpus must actually be predicted, or the whole -/// thing would be one big `UNKNOWN` and the campaign would measure nothing the -/// emulator could be wrong about. -#[test] -fn a_substantial_share_of_the_corpus_is_concretely_predicted() { - let mut concrete = 0usize; - let mut total = 0usize; - for family in Family::ALL { - for (_, p) in predict_family(family) { - if matches!(p, Prediction::Bits(_)) { - concrete += 1; - } - total += 1; - } - } - let share = concrete as f64 / total as f64; - println!( - "fp_conformance: {concrete}/{total} concretely predicted ({:.1}%)", - share * 100.0 - ); - assert!( - share > 0.20, - "only {:.1}% of the corpus is concretely predicted — the IEEE-fixed \ - core should be a large share of it", - share * 100.0 + println!("fp_conformance: {total_rows} rows, {total_unknown} UNKNOWN"); + // The guard flipped direction at P6: before the campaign, zero unknowns + // would have meant the policy layer quietly acquired defaults. After it, + // every policy field is measured — so an UNKNOWN reappearing means a + // field lost its measurement, which is exactly as bad. + assert_eq!( + total_unknown, 0, + "the campaign measured every policy field; an UNKNOWN row means one \ + was un-resolved without re-running the campaign" ); } /// Every `UNKNOWN` must name a field that actually exists on the policy, so a -/// typo cannot create a phantom question that P6 will never close. +/// typo cannot create a phantom question no campaign will ever close. (Post-P6 +/// the corpus has no unknowns; this guards any future field.) #[test] fn every_unknown_names_a_real_policy_field() { let names: Vec<&'static str> = Emulator::new() @@ -432,7 +509,7 @@ fn every_unknown_names_a_real_policy_field() { .map(|(n, ..)| n) .collect(); for family in Family::ALL { - for (v, p) in predict_family(family) { + for (v, p, _) in predict_family(family) { if let Prediction::Unknown(field) = p { assert!( names.contains(&field.as_str()), diff --git a/lp-xt/lp-xt-emu/tests/fp_silicon_replay.rs b/lp-xt/lp-xt-emu/tests/fp_silicon_replay.rs new file mode 100644 index 000000000..326b80e1a --- /dev/null +++ b/lp-xt/lp-xt-emu/tests/fp_silicon_replay.rs @@ -0,0 +1,249 @@ +//! The silicon replay: the M6 P6 captures, re-verified against the emulator on +//! every test run, with **no board attached, forever**. +//! +//! Three committed captures from the desk ESP32-S3 (chip rev v0.2, MAC +//! `d8:3b:da:47:29:70`, 2026-07-31) live under `tests/fixtures/fp/captures/`: +//! +//! - `tables.txt` — 60 run-length-encoded estimate-ROM sweeps (the full 2²³ +//! significand space over 15 `(sign, exponent)` planes per op). +//! - `helpers.txt` — 5 328 divide-step helper probes plus the sixteen +//! `const.s` outputs. +//! - `families.txt` — all 5 630 conformance vectors, results and FSR. +//! +//! Each test replays a capture through the emulator (or the `fp_rom` model) +//! and asserts **exact** agreement. This is what "the emulator is trusted" +//! means mechanically: the campaign's measurements stay load-bearing, and a +//! regression that would have diverged from silicon fails here instead of at +//! the next desk session. +//! +//! **Never edit a capture.** They are verbatim silicon transcripts (filtered +//! to their `[FPCONF]` lines); a mismatch here is an emulator regression, not +//! a fixture to refresh. + +use std::path::PathBuf; + +use lp_xt_emu::cpu::CPENABLE_FPU; +use lp_xt_emu::fp_capture::{Capture, DeviceResult, parse_capture}; +use lp_xt_emu::{Emulator, fp_rom}; +use lp_xt_fp_vectors::helpers::{self, HelperOp, probe2}; +use lp_xt_inst::{FReg, FpRrOp, FpRrrOp, Inst}; + +fn capture(name: &str) -> Capture { + let path = PathBuf::from(env!("CARGO_MANIFEST_DIR")) + .join("tests/fixtures/fp/captures") + .join(name); + let text = std::fs::read_to_string(&path).unwrap_or_else(|e| panic!("read {path:?}: {e}")); + parse_capture(&text).unwrap_or_else(|e| panic!("{path:?}: {e}")) +} + +/// The estimate model reproduces every RLE run of every sweep: both endpoints +/// of every run, plus strided interior points. (The exhaustive all-2²³ check +/// is `estimate_roms_reproduce_every_sweep_exhaustively` below, `#[ignore]`d +/// for cost; its full run is recorded in the campaign record.) +#[test] +fn estimate_roms_reproduce_every_sweep_at_run_boundaries() { + let cap = capture("tables.txt"); + assert_eq!(cap.tables.len(), 60, "60 sweeps were captured"); + let mut checked = 0u64; + for sweep in &cap.tables { + assert!(!sweep.aborted, "no captured sweep aborted"); + let f = model_for(&sweep.op); + let mut covered = 0u64; + for &(start, len, want) in &sweep.runs { + let mut points = vec![start, start + len - 1, start + len / 2]; + let mut p = 0x1000; + while p < len { + points.push(start + p); + p += 0x1000; + } + for frac in points { + let input = (sweep.sign << 31) | (sweep.exp << 23) | frac; + let (got, _) = f(input); + assert_eq!( + got, want, + "{} sign={} exp={} frac={frac:#08x}", + sweep.op, sweep.sign, sweep.exp + ); + checked += 1; + } + covered += u64::from(len); + } + assert_eq!(covered, 1 << 23, "{}: full plane coverage", sweep.op); + } + println!("estimate replay: {checked} points across 60 sweeps"); +} + +/// The full 2²³-per-plane check — ~503M model evaluations. Run manually: +/// `cargo test -p lp-xt-emu --release --test fp_silicon_replay -- --ignored` +#[test] +#[ignore = "exhaustive (~503M evaluations); the boundary test runs in CI"] +fn estimate_roms_reproduce_every_sweep_exhaustively() { + let cap = capture("tables.txt"); + for sweep in &cap.tables { + let f = model_for(&sweep.op); + for &(start, len, want) in &sweep.runs { + for frac in start..start + len { + let input = (sweep.sign << 31) | (sweep.exp << 23) | frac; + assert_eq!( + f(input).0, + want, + "{} sign={} exp={} frac={frac:#08x}", + sweep.op, + sweep.sign, + sweep.exp + ); + } + } + } +} + +fn model_for(op: &str) -> fn(u32) -> (u32, u32) { + match op { + "recip0.s" => fp_rom::recip0, + "rsqrt0.s" => fp_rom::rsqrt0, + "sqrt0.s" => fp_rom::sqrt0, + "div0.s" => fp_rom::div0, + other => panic!("unknown estimate op {other}"), + } +} + +/// Run one helper probe through the real executor path. +fn run_probe(emu: &mut Emulator, kernel: u8, r: u32, s: u32, t: u32) -> (u32, u32) { + emu.cpu.fr = [0; 16]; + emu.cpu.fsr = 0; + emu.cpu.fcr = 0; + emu.cpu.cpenable = CPENABLE_FPU; + emu.cpu.set_f(0, r); + emu.cpu.set_f(1, s); + emu.cpu.set_f(2, t); + let f = FReg::new; + let inst = match kernel { + 0 => Inst::FpRr(FpRrOp::Nexp01S, f(0), f(1)), + 1 => Inst::FpRr(FpRrOp::MksadjS, f(0), f(1)), + 2 => Inst::FpRr(FpRrOp::MkdadjS, f(0), f(1)), + 3 => Inst::FpRr(FpRrOp::AddexpS, f(0), f(1)), + 4 => Inst::FpRr(FpRrOp::AddexpmS, f(0), f(1)), + 5 => Inst::FpRrr(FpRrrOp::MaddnS, f(0), f(1), f(2)), + 6 => Inst::FpRrr(FpRrrOp::DivnS, f(0), f(1), f(2)), + _ => Inst::FpRrr(FpRrrOp::MaddS, f(0), f(1), f(2)), + }; + emu.exec_one(&inst).expect("no trap"); + (emu.cpu.f(0), emu.cpu.fsr) +} + +fn helper_kernel_id(op: HelperOp) -> u8 { + match op { + HelperOp::Nexp01S => 0, + HelperOp::MksadjS => 1, + HelperOp::MkdadjS => 2, + HelperOp::AddexpS => 3, + HelperOp::AddexpmS => 4, + HelperOp::MaddnS => 5, + HelperOp::DivnS => 6, + HelperOp::MaddS => 7, + } +} + +/// Every first-round helper probe, replayed exactly — results AND flags — for +/// the seven fully-modeled ops. `divn.s` is the honest exception: its model +/// is exact on the divide/sqrt-sequence envelope (families replay below +/// proves all 272 end-to-end rows) but not across the whole probe plane; its +/// agreement count is **pinned** so any drift in either direction is loud. +#[test] +fn helper_probes_replay_exactly() { + let cap = capture("helpers.txt"); + assert_eq!(cap.helpers_fingerprint, Some(helpers::fingerprint())); + + // const.s: the measured sixteen. + let want_const: Vec<(u8, u32)> = (0u8..16) + .map(|i| { + ( + i, + [0x0000_0000u32, 0x3F80_0000, 0x4000_0000, 0x3F00_0000][usize::from(i) & 3], + ) + }) + .collect(); + assert_eq!(cap.const_s, want_const, "const.s table"); + + let mut emu = Emulator::new(); + let mut divn_match = 0u32; + let mut divn_total = 0u32; + for op in HelperOp::ALL { + let rows = &cap.rows[op.name()]; + assert_eq!(rows.len() as u32, helpers::count(op), "{}", op.name()); + for (&i, res) in rows { + let DeviceResult::Value { bits, fsr } = *res else { + panic!("helper rows are never skipped") + }; + let v = helpers::probe(op, i); + let (got, got_fsr) = run_probe(&mut emu, helper_kernel_id(op), v.r, v.s, v.t); + if op == HelperOp::DivnS { + divn_total += 1; + if (got, got_fsr) == (bits, fsr) { + divn_match += 1; + } + continue; + } + assert_eq!( + (got, got_fsr), + (bits, fsr), + "{} probe {i}: r={:#010x} s={:#010x} t={:#010x}", + op.name(), + v.r, + v.s, + v.t + ); + } + } + println!("helper replay: divn {divn_match}/{divn_total} probe rows match"); + // Pinned, not asserted >= : an "improvement" without a re-fit against the + // capture would be as suspicious as a regression. + assert_eq!( + (divn_match, divn_total), + (DIVN_PROBE_MATCHES, 1536), + "divn.s probe agreement moved — re-fit against the capture and \ + update the campaign record before repinning" + ); +} + +/// The exact number of first-round divn probe rows the model reproduces. The +/// remainder are off the sequence envelope (operand shapes no sequence can +/// produce); the campaign record's divn section discusses them, and the +/// second-round probe grids (queued behind a board replug) exist to close +/// them. +const DIVN_PROBE_MATCHES: u32 = 1387; + +/// The families capture replayed against the committed predictions via the +/// campaign's own diff tool: 5 630 rows, zero divergence, results and FSR. +#[test] +fn the_families_capture_agrees_with_the_predictions_completely() { + use lp_xt_emu::fp_capture::{diff, parse_predictions}; + use lp_xt_fp_vectors::Family; + let cap = capture("families.txt"); + let fixtures = PathBuf::from(env!("CARGO_MANIFEST_DIR")).join("tests/fixtures/fp"); + let (mut compared, mut agree) = (0, 0); + for family in Family::ALL { + let text = std::fs::read_to_string(fixtures.join(format!("{}.txt", family.name()))) + .expect("committed corpus"); + let pred = parse_predictions(family.name(), &text).expect("parses"); + let report = diff(&pred, &cap).expect("diffable"); + assert_eq!( + (report.diverge, report.resolved, report.skipped), + (0, 0, 0), + "{}: {report}", + family.name() + ); + compared += report.compared; + agree += report.agree; + } + assert_eq!((compared, agree), (5630, 5630)); +} + +/// The second-round probe grids exist and are fingerprint-stable, so the +/// queued board session (blocked on a physical replug at G2) captures against +/// exactly this generator. +#[test] +fn probe2_grids_are_ready_for_the_next_board_window() { + assert_eq!(probe2::fingerprint(), 0x67C2_9B75); + assert_eq!(probe2::total(), 7073); +} diff --git a/lp-xt/lp-xt-fp-vectors/README.md b/lp-xt/lp-xt-fp-vectors/README.md index ce791c604..90575c313 100644 --- a/lp-xt/lp-xt-fp-vectors/README.md +++ b/lp-xt/lp-xt-fp-vectors/README.md @@ -65,6 +65,26 @@ significand for a representative exponent, run-length encode, confirm the exponent rule separates — is a separate P6 mechanism, and the result is loaded as a table so those instructions become exact *by construction*. +## `helpers` — not a seventh family + +`src/helpers.rs` generates probe grids for the divide/sqrt **helper** +instructions (`nexp01.s`, `mksadj.s`, `mkdadj.s`, `addexp.s`, `addexpm.s`, +`maddn.s`, `divn.s`, `const.s`) and is deliberately not `Family::ALL`'s +seventh entry: the six families above carry predictions **committed before** +hardware (D2), but the ISA Reference Manual's Table 4-46 does not list these +instructions at all, so there is nothing to predict *from*. `helpers` exists +to characterize, not conform — silicon is the only source, the campaign +derives semantics from what it measures, and `tests/fp_silicon_replay.rs` +then replays the same grid against the committed capture as a regression, not +as an oracle. See the module doc of `src/helpers.rs` for the full reasoning. + +`helpers::probe2` (`Op2`, 7 073 probes, fingerprint `0x67c29b75`) is the +round-2 grid, designed from the round-1 fit to close `divn.s` off the +sequence envelope and accumulator-NaN payload priority. It is built and +wired into `just fwtest-xt-fp-esp32s3 helpers` and queued for the +next desk session (`docs/adr/2026-07-31-xtensa-fp-behavior-contract.md` +§10) — nothing here is a blocker, just the closing item. + ## Adding a family 1. Add the variant to `Family`, `Family::ALL`, `label()`, and `name()`. The diff --git a/lp-xt/lp-xt-fp-vectors/src/helpers.rs b/lp-xt/lp-xt-fp-vectors/src/helpers.rs new file mode 100644 index 000000000..1c85a8bf6 --- /dev/null +++ b/lp-xt/lp-xt-fp-vectors/src/helpers.rs @@ -0,0 +1,443 @@ +//! Probe grids for the divide/sqrt helper family and `const.s` (M6 P6). +//! +//! # Why this is not a seventh corpus family +//! +//! The six families in [`crate`] carry **predictions committed before +//! hardware** (M6 D2). The helper instructions cannot be predicted at all: the +//! ISA Reference Manual's Table 4-46 does not list them, and the license rules +//! keep binutils/GCC/QEMU source off the table. There is nothing to predict +//! *from* — so these grids exist to **characterize**, not to conform. The +//! campaign runs them on silicon first, derives candidate semantics from the +//! answers, implements those semantics in `lp-xt-emu`, and only then replays +//! this same grid against the committed capture as a regression. +//! +//! The direction of travel is therefore inverted relative to the families, and +//! that is stated here so nobody generalizes it: **for the helpers, silicon is +//! the only source there is.** The safeguard against a harness bug masquerading +//! as semantics is the second, independent oracle — the toolchain's complete +//! divide and square-root sequences run end-to-end over F5's operand sweep, and +//! the derived semantics must reproduce those 272 results exactly too. +//! +//! # Same code on both sides +//! +//! Exactly like the families: this module compiles into the device harness and +//! into host tests, both sides regenerate the grid, and [`fingerprint`] makes +//! agreement checkable rather than assumed. + +use crate::mix; + +/// One helper probe: raw bit patterns, never values. +#[derive(Clone, Copy, PartialEq, Eq, Debug)] +pub struct HelperVector { + pub op: HelperOp, + pub index: u32, + /// The destination register's **initial** bits. The RR-shaped helpers may + /// read `fr` as well as write it (`mkdadj.s` demonstrably combines both + /// operands), so every probe stages it explicitly. + pub r: u32, + /// The `fs` operand's bits. + pub s: u32, + /// The `ft` operand's bits (ternary ops only; zero otherwise). + pub t: u32, +} + +/// The helper instructions under characterization. +/// +/// `madd.s` is deliberately on the list even though it is *not* a helper: it +/// runs over the identical ternary grid so `maddn.s`'s deviations from it are +/// directly visible in one capture, rather than inferred across two runs. +#[derive(Clone, Copy, PartialEq, Eq, Debug)] +#[repr(u8)] +pub enum HelperOp { + Nexp01S = 1, + MksadjS = 2, + MkdadjS = 3, + AddexpS = 4, + AddexpmS = 5, + MaddnS = 6, + DivnS = 7, + /// The reference row: architecturally understood, measured for contrast. + MaddS = 8, +} + +impl HelperOp { + pub const ALL: [HelperOp; 8] = [ + HelperOp::Nexp01S, + HelperOp::MksadjS, + HelperOp::MkdadjS, + HelperOp::AddexpS, + HelperOp::AddexpmS, + HelperOp::MaddnS, + HelperOp::DivnS, + HelperOp::MaddS, + ]; + + /// The capture key (`D …` lines). Prefixed so a helper grid can + /// never be mistaken for a conformance family. + pub const fn name(self) -> &'static str { + match self { + HelperOp::Nexp01S => "h_nexp01", + HelperOp::MksadjS => "h_mksadj", + HelperOp::MkdadjS => "h_mkdadj", + HelperOp::AddexpS => "h_addexp", + HelperOp::AddexpmS => "h_addexpm", + HelperOp::MaddnS => "h_maddn", + HelperOp::DivnS => "h_divn", + HelperOp::MaddS => "h_madd", + } + } + + pub fn from_name(s: &str) -> Option { + HelperOp::ALL.into_iter().find(|o| o.name() == s) + } + + /// Whether the instruction takes a third (`ft`) operand. + pub const fn is_ternary(self) -> bool { + matches!(self, HelperOp::MaddnS | HelperOp::DivnS | HelperOp::MaddS) + } +} + +/// The unary probes' `fs` sweep: an exponent ladder, significand patterns that +/// make bit movement visible, and every special class. +pub const UNARY_VALUES: [u32; 24] = [ + 0x0000_0000, // +0 + 0x8000_0000, // -0 + 0x3F80_0000, // 1.0 + 0xBF80_0000, // -1.0 + 0x4000_0000, // 2.0 + 0x3F00_0000, // 0.5 + 0x4049_0FDB, // pi + 0xC049_0FDB, // -pi + 0x3EAA_AAAB, // ~1/3 — a busy significand + 0x3F80_0001, // 1 + 2^-23 + 0x3FFF_FFFF, // just under 2 + 0x0080_0000, // min normal + 0x0080_0001, + 0x7F7F_FFFF, // max normal + 0x7F00_0000, // 2^127 + 0x5F00_0000, // 2^63 + 0x1F80_0000, // 2^-64 + 0x0000_0001, // min subnormal + 0x007F_FFFF, // max subnormal + 0x7F80_0000, // +inf + 0xFF80_0000, // -inf + 0x7FC0_0000, // canonical qNaN + 0x7FD5_AA55, // qNaN, distinctive payload + 0x7F80_0001, // sNaN +]; + +/// Initial `fr` bits for the RR-shaped probes: distinctive patterns, so whether +/// (and how) the destination's old value participates is readable from the +/// answer instead of assumed away. +pub const UNARY_R_INITS: [u32; 6] = [ + 0x0000_0000, // +0 + 0x3F80_0000, // 1.0 + 0x4040_0000, // 3.0 + 0xBF00_0000, // -0.5 + 0x7FC0_0000, // qNaN + 0x1234_5678, // arbitrary, low-exponent, busy bits +]; + +/// Ternary accumulator (`fr`) initial values. +pub const TERNARY_ACCS: [u32; 6] = [ + 0x0000_0000, // +0 + 0x3F80_0000, // 1.0 + 0xBF80_0000, // -1.0 + 0x3F80_0001, // 1 + 2^-23 + 0x3380_0000, // 2^-24 — where a second rounding shows + 0x7FC0_0000, // qNaN +]; + +/// Ternary `fs`/`ft` sweep. Includes the fused-vs-unfused detector pair +/// (`1 + 2^-12` squared against `-(1 + 2^-11)`) so `maddn.s`'s rounding +/// behavior is separable from `madd.s`'s in the same capture. +pub const TERNARY_VALUES: [u32; 16] = [ + 0x3F80_0000, // 1.0 + 0x3F80_0001, // 1 + 2^-23 + 0x3F80_0800, // 1 + 2^-12 + 0xBF80_1000, // -(1 + 2^-11) + 0x4000_0000, // 2.0 + 0xC000_0000, // -2.0 + 0x3F00_0000, // 0.5 + 0x4049_0FDB, // pi + 0x3EAA_AAAB, // ~1/3 + 0x7F7F_FFFF, // max normal + 0x0080_0000, // min normal + 0x0000_0001, // min subnormal + 0x8000_0000, // -0 + 0x7F80_0000, // +inf + 0xFF80_0000, // -inf + 0x7FC0_0000, // qNaN +]; + +const UNARY_COUNT: u32 = (UNARY_R_INITS.len() * UNARY_VALUES.len()) as u32; +const TERNARY_COUNT: u32 = + (TERNARY_ACCS.len() * TERNARY_VALUES.len() * TERNARY_VALUES.len()) as u32; + +/// How many probes an op's grid has. +pub const fn count(op: HelperOp) -> u32 { + if op.is_ternary() { + TERNARY_COUNT + } else { + UNARY_COUNT + } +} + +/// Every probe across every op. +pub fn total() -> u32 { + HelperOp::ALL.iter().map(|o| count(*o)).sum() +} + +/// The probe at `index` within `op`'s grid — pure, index-addressable, exactly +/// like [`crate::vector`]. +/// +/// # Panics +/// If `index >= count(op)`. +pub fn probe(op: HelperOp, index: u32) -> HelperVector { + assert!(index < count(op), "helper probe index out of range"); + if op.is_ternary() { + let t = TERNARY_VALUES[(index as usize) % TERNARY_VALUES.len()]; + let i = index as usize / TERNARY_VALUES.len(); + let s = TERNARY_VALUES[i % TERNARY_VALUES.len()]; + let r = TERNARY_ACCS[i / TERNARY_VALUES.len()]; + HelperVector { op, index, r, s, t } + } else { + let s = UNARY_VALUES[(index as usize) % UNARY_VALUES.len()]; + let r = UNARY_R_INITS[index as usize / UNARY_VALUES.len()]; + HelperVector { + op, + index, + r, + s, + t: 0, + } + } +} + +/// A hash over the whole helper grid, printed by both sides — the same +/// contract as [`crate::fingerprint`], for the same reason. +pub fn fingerprint() -> u32 { + let mut h: u32 = 0x811C_9DC5; + for op in HelperOp::ALL { + h = mix(h ^ op as u32); + for i in 0..count(op) { + let v = probe(op, i); + for word in [v.r, v.s, v.t] { + h = mix(h ^ word).wrapping_add(word); + } + } + } + h +} + +/// The second probe round, designed after the first round's fit: a dense map +/// of `divn.s`'s exponent-reassembly plane (including the class region that +/// `mkdadj.s`/`mksadj.s` encode at `A − 384 ∈ {0..5}`), and mixed-sign +/// NaN-position grids for the accumulate ops, whose first-round grid staged +/// only the canonical NaN and therefore could not resolve operand priority. +pub mod probe2 { + use crate::mix; + + /// Second-round ops. All three dispatch to existing kernels; the grids + /// are what changed. + #[derive(Clone, Copy, PartialEq, Eq, Debug)] + #[repr(u8)] + pub enum Op2 { + /// `divn.s` over a coarse (r-exp × t-exp) plane, `s = 0`, sig 1.0. + DivnMap = 1, + /// The fine sweep around the class region (`r` exp 208..=240). + DivnFine = 2, + /// Sign combinations across the plane. + DivnSigned = 3, + /// A small non-zero `s`, so the sum path and flags are exercised in + /// the wrap regions too. + DivnSmallS = 4, + /// `madd.s` over every combination of mixed-sign/payload NaNs. + MaddNan = 5, + /// `maddn.s` over the same grid. + MaddnNan = 6, + /// `divn.s` with NaN operands in each position. + DivnNan = 7, + } + + impl Op2 { + pub const ALL: [Op2; 7] = [ + Op2::DivnMap, + Op2::DivnFine, + Op2::DivnSigned, + Op2::DivnSmallS, + Op2::MaddNan, + Op2::MaddnNan, + Op2::DivnNan, + ]; + + pub const fn name(self) -> &'static str { + match self { + Op2::DivnMap => "h2_divnmap", + Op2::DivnFine => "h2_divnfine", + Op2::DivnSigned => "h2_divnsign", + Op2::DivnSmallS => "h2_divnsmalls", + Op2::MaddNan => "h2_maddnan", + Op2::MaddnNan => "h2_maddnnan", + Op2::DivnNan => "h2_divnnan", + } + } + + pub fn from_name(s: &str) -> Option { + Op2::ALL.into_iter().find(|o| o.name() == s) + } + + /// Which kernel runs this grid: 0 = divn.s, 1 = madd.s, 2 = maddn.s. + pub const fn kernel(self) -> u8 { + match self { + Op2::MaddNan => 1, + Op2::MaddnNan => 2, + _ => 0, + } + } + } + + const fn e(exp: u32) -> u32 { + exp << 23 + } + + /// Mixed-sign, distinct-payload NaNs plus a normal, for the position + /// grids. Payloads distinct so "which operand survived" is readable. + pub const NANS: [u32; 4] = [0x7FC1_1111, 0xFFC2_2222, 0x7F83_3333, 0x3F80_0000]; + + /// NaN-position values for the divn grid. + pub const DIVN_NAN_R: [u32; 3] = [0xAFC0_0000, 0x2FC0_0000, 0x3F80_0000]; + pub const DIVN_NAN_S: [u32; 4] = [0x7FC1_1111, 0xFFC2_2222, 0x7F83_3333, 0x3380_0000]; + pub const DIVN_NAN_T: [u32; 4] = [0x8FC0_0000, 0x4F80_0000, 0x3F80_0000, 0xC380_0000]; + + pub const fn count(op: Op2) -> u32 { + match op { + Op2::DivnMap => 64 * 64, + Op2::DivnFine => 33 * 65, + Op2::DivnSigned => 4 * 10 * 10, + Op2::DivnSmallS => 16 * 16, + Op2::MaddNan | Op2::MaddnNan => 4 * 4 * 4, + Op2::DivnNan => 3 * 4 * 4, + } + } + + pub fn total() -> u32 { + Op2::ALL.iter().map(|o| count(*o)).sum() + } + + /// The probe at `index` — pure and index-addressable, like everything + /// else in this crate. + pub fn probe(op: Op2, index: u32) -> (u32, u32, u32) { + assert!(index < count(op), "probe2 index out of range"); + let i = index as usize; + match op { + Op2::DivnMap => { + let (er, et) = ((i / 64) as u32 * 4, (i % 64) as u32 * 4); + (e(er), 0, e(et)) + } + Op2::DivnFine => { + let (er, et) = (208 + (i / 65) as u32, 111 + (i % 65) as u32); + (e(er), 0, e(et)) + } + Op2::DivnSigned => { + let combo = (i / 100) as u32; // 0..=3 + let (sr, st) = (combo >> 1, combo & 1); + let er = 96 + ((i / 10) % 10) as u32 * 16; + let et = 96 + (i % 10) as u32 * 16; + ((sr << 31) | e(er), 0, (st << 31) | e(et)) + } + Op2::DivnSmallS => { + let er = ((i / 16) as u32) * 16; + let et = ((i % 16) as u32) * 16; + (e(er), 0x3380_0000, e(et)) + } + Op2::MaddNan | Op2::MaddnNan => (NANS[i / 16], NANS[(i / 4) % 4], NANS[i % 4]), + Op2::DivnNan => ( + DIVN_NAN_R[i / 16], + DIVN_NAN_S[(i / 4) % 4], + DIVN_NAN_T[i % 4], + ), + } + } + + /// The second-round fingerprint, printed by both sides. + pub fn fingerprint() -> u32 { + let mut h: u32 = 0x811C_9DC5; + for op in Op2::ALL { + h = mix(h ^ op as u32); + for i in 0..count(op) { + let (r, s, t) = probe(op, i); + for word in [r, s, t] { + h = mix(h ^ word).wrapping_add(word); + } + } + } + h + } + + #[cfg(test)] + mod tests { + use super::*; + + #[test] + fn grids_are_pure_and_sized() { + assert_eq!(total(), 4096 + 2145 + 400 + 256 + 64 + 64 + 48); + for op in Op2::ALL { + for i in [0, count(op) / 2, count(op) - 1] { + assert_eq!(probe(op, i), probe(op, i)); + } + } + } + + #[test] + fn the_probe2_fingerprint_is_stable() { + assert_eq!(fingerprint(), 0x67C2_9B75); + } + } +} + +#[cfg(test)] +mod tests { + use super::*; + + #[test] + fn grids_are_pure_and_sized_as_documented() { + assert_eq!(count(HelperOp::Nexp01S), 144); + assert_eq!(count(HelperOp::MaddnS), 1536); + assert_eq!(total(), 5 * 144 + 3 * 1536); + for op in HelperOp::ALL { + for i in [0, count(op) / 2, count(op) - 1] { + assert_eq!(probe(op, i), probe(op, i), "{op:?}[{i}] is not pure"); + } + } + } + + /// The ternary grid must contain a rounding-sensitive product — the case + /// where one rounding and two roundings give different bits — for both + /// `maddn.s` and its `madd.s` reference, or the capture cannot separate + /// them. `(1 + 2^-12)² = 1 + 2^-11 + 2^-24` is a tie one bit past f32's + /// significand, and with the `2^-24` accumulator staged the fused and + /// unfused answers differ in the last place. + #[test] + fn ternary_grid_contains_the_rounding_detector() { + let mut pair_with_tiny_acc = false; + for i in 0..count(HelperOp::MaddnS) { + let v = probe(HelperOp::MaddnS, i); + if v.s == 0x3F80_0800 && v.t == 0x3F80_0800 && v.r == 0x3380_0000 { + pair_with_tiny_acc = true; + } + } + assert!( + pair_with_tiny_acc, + "no s = t = 1 + 2^-12 probe with the 2^-24 accumulator" + ); + } + + /// Drift is loud, exactly like the corpus fingerprint: if this number + /// changes after captures are committed, every committed helper capture is + /// for a different grid and the replay tests must refuse it. + #[test] + fn the_helper_fingerprint_is_stable() { + assert_eq!(fingerprint(), 0x9715_768F); + } +} diff --git a/lp-xt/lp-xt-fp-vectors/src/lib.rs b/lp-xt/lp-xt-fp-vectors/src/lib.rs index 57cd77aac..4ddc930e5 100644 --- a/lp-xt/lp-xt-fp-vectors/src/lib.rs +++ b/lp-xt/lp-xt-fp-vectors/src/lib.rs @@ -48,6 +48,8 @@ //! table extraction is a separate P6 mechanism, because sampling a lookup ROM //! would let the emulator be merely close. +pub mod helpers; + // --------------------------------------------------------------------------- // Families and operations // --------------------------------------------------------------------------- @@ -297,7 +299,7 @@ const fn bits(sign: u32, exp: u32, frac: u32) -> u32 { /// A deterministic counter-based hash. Written out here rather than taken from a /// dependency so both sides of the campaign cannot drift, and so the corpus is /// reproducible from this file alone. -const fn mix(mut x: u32) -> u32 { +pub(crate) const fn mix(mut x: u32) -> u32 { x ^= x >> 16; x = x.wrapping_mul(0x7FEB_352D); x ^= x >> 15; @@ -837,7 +839,7 @@ mod tests { /// rather than left to reviewer attention. #[test] fn the_generator_contains_no_floating_point_arithmetic() { - let src = include_str!("lib.rs"); + let src = concat!(include_str!("lib.rs"), "\n", include_str!("helpers.rs")); for (n, line) in src.lines().enumerate() { // Strip line comments (`//`, `///`, `//!`) — prose mentions f32 // constantly, and prose is not arithmetic. diff --git a/lp-xt/lp-xt-inst/README.md b/lp-xt/lp-xt-inst/README.md index 8e812da08..5003d09ea 100644 --- a/lp-xt/lp-xt-inst/README.md +++ b/lp-xt/lp-xt-inst/README.md @@ -25,7 +25,8 @@ disassembly in traces and tests) sits on this crate. worth making impossible): arithmetic (`add.s`/`sub.s`/`mul.s`/`madd.s`/ `msub.s`/`maddn.s`/`divn.s`), unary and transfer (`mov.s`/`abs.s`/`neg.s`/ `const.s`/`rfr`/`wfr`), the divide/sqrt helper family (`div0.s`/`recip0.s`/ - `sqrt0.s`/`rsqrt0.s`/`nexp01.s`/`mkdadj.s`/`addexp.s`/`addexpm.s`), compares + `sqrt0.s`/`rsqrt0.s`/`nexp01.s`/`mksadj.s`/`mkdadj.s`/`addexp.s`/ + `addexpm.s`), compares (`oeq.s`/`olt.s`/`ole.s`/`ueq.s`/`ult.s`/`ule.s`/`un.s`), conditional moves (`moveqz.s`/`movnez.s`/`movltz.s`/`movgez.s`/`movf.s`/`movt.s`), conversions (`round.s`/`trunc.s`/`floor.s`/`ceil.s`/`utrunc.s`/`float.s`/`ufloat.s`), and @@ -73,7 +74,7 @@ Scores, all with **zero mismatches**: | ELF | matched | unsupported | |---|---|---| -| `fixtures/fp/obj/fp_subset.elf` — the whole FP/Boolean/SR subset | 134 | 0 | +| `fixtures/fp/obj/fp_subset.elf` — the whole FP/Boolean/SR subset | 136 | 0 | | the 14 `fixtures/elf/*.elf` Rust corpus binaries, summed | 26,063 | 346 | | the experiment repo's spike ELF (2026-esp32s3-experiment) | 10,969 | 329 → see note | diff --git a/lp-xt/lp-xt-inst/src/decode.rs b/lp-xt/lp-xt-inst/src/decode.rs index ec0d4110b..95b339a98 100644 --- a/lp-xt/lp-xt-inst/src/decode.rs +++ b/lp-xt/lp-xt-inst/src/decode.rs @@ -243,8 +243,10 @@ fn decode_fp0(w: u32) -> Option { /// `op0 = 0, op1 = 0xA, op2 = 0xF`: the FP1 unary group, keyed by `t`. /// -/// `t = 2` and `t = 0xC` are unassigned as far as `xtensa-esp32s3-elf-objdump` -/// is concerned; they stay unsupported rather than being guessed at. +/// `t = 2` is unassigned as far as `xtensa-esp32s3-elf-objdump` is concerned; +/// it stays unsupported rather than being guessed at. (`t = 0xC` was once on +/// that list too — wrongly: objdump disassembles it as `mksadj.s`, and the +/// toolchain's `__ieee754_sqrtf` sequence uses it. Found by M6 P6.) fn decode_fp1_unary(w: u32) -> Option { let rr = |op| Some(Inst::FpRr(op, freg_r(w), freg_s(w))); match t(w) { @@ -260,6 +262,7 @@ fn decode_fp1_unary(w: u32) -> Option { 0x9 => rr(FpRrOp::Sqrt0S), 0xa => rr(FpRrOp::Rsqrt0S), 0xb => rr(FpRrOp::Nexp01S), + 0xc => rr(FpRrOp::MksadjS), 0xd => rr(FpRrOp::MkdadjS), 0xe => rr(FpRrOp::AddexpS), 0xf => rr(FpRrOp::AddexpmS), diff --git a/lp-xt/lp-xt-inst/src/disasm.rs b/lp-xt/lp-xt-inst/src/disasm.rs index 9a3bfc951..478d01bcc 100644 --- a/lp-xt/lp-xt-inst/src/disasm.rs +++ b/lp-xt/lp-xt-inst/src/disasm.rs @@ -317,6 +317,7 @@ fn fp_rr_mnem(op: FpRrOp) -> &'static str { FpRrOp::Sqrt0S => "sqrt0.s", FpRrOp::Rsqrt0S => "rsqrt0.s", FpRrOp::Nexp01S => "nexp01.s", + FpRrOp::MksadjS => "mksadj.s", FpRrOp::MkdadjS => "mkdadj.s", FpRrOp::AddexpS => "addexp.s", FpRrOp::AddexpmS => "addexpm.s", diff --git a/lp-xt/lp-xt-inst/src/encode.rs b/lp-xt/lp-xt-inst/src/encode.rs index 01086b901..811332278 100644 --- a/lp-xt/lp-xt-inst/src/encode.rs +++ b/lp-xt/lp-xt-inst/src/encode.rs @@ -87,6 +87,7 @@ fn fp_rr_sel(op: FpRrOp) -> u32 { FpRrOp::Sqrt0S => 0x9, FpRrOp::Rsqrt0S => 0xa, FpRrOp::Nexp01S => 0xb, + FpRrOp::MksadjS => 0xc, FpRrOp::MkdadjS => 0xd, FpRrOp::AddexpS => 0xe, FpRrOp::AddexpmS => 0xf, diff --git a/lp-xt/lp-xt-inst/src/fp.rs b/lp-xt/lp-xt-inst/src/fp.rs index 4e9d74148..aa4212165 100644 --- a/lp-xt/lp-xt-inst/src/fp.rs +++ b/lp-xt/lp-xt-inst/src/fp.rs @@ -34,6 +34,7 @@ //! | `mov.s` `abs.s` `neg.s` | `fr, fs` | OK | PRESENT | yes | //! | `div0.s` `recip0.s` `sqrt0.s` `rsqrt0.s` | `fr, fs` | OK | PRESENT | division / sqrt sequence | //! | `nexp01.s` `mkdadj.s` `addexp.s` `addexpm.s` | `fr, fs` | OK | PRESENT | division / sqrt sequence | +//! | `mksadj.s` | `fr, fs` | OK | PRESENT (missed by P1's probe list, added and measured by P6 — the real `__ieee754_sqrtf` sequence executed it 272/272 end-to-end, `docs/defects/2026-07-31-mksadj-missing-from-fp-subset.md`) | sqrt sequence | //! | `const.s` | `fr, imm0_15` | OK | PRESENT | division sequence | //! | `rfr` | `ar, fs` | OK | PRESENT | yes | //! | `wfr` | `fr, as` | OK | PRESENT | yes | @@ -235,6 +236,13 @@ pub enum FpRrOp { Rsqrt0S, /// `nexp01.s` — normalize exponent to [1,2); `t = 0xB`. Nexp01S, + /// `mksadj.s` — make square-root adjustment; `t = 0xC`. + /// + /// Found by the M6 P6 campaign, not the P1 probe: the toolchain's + /// `__ieee754_sqrtf` sequence uses it (`xtensa-esp32s3-elf-objdump` of the + /// esp-14.2.0 libm disassembles `0xfa21c0` as `mksadj.s f2, f1`), so the + /// square-root sequence cannot be decoded without it. + MksadjS, /// `mkdadj.s` — make divide adjustment; `t = 0xD`. MkdadjS, /// `addexp.s` — `t = 0xE`. diff --git a/lp-xt/lp-xt-inst/tests/fp_golden_vectors.rs b/lp-xt/lp-xt-inst/tests/fp_golden_vectors.rs index 2a174e6b4..53a94b6de 100644 --- a/lp-xt/lp-xt-inst/tests/fp_golden_vectors.rs +++ b/lp-xt/lp-xt-inst/tests/fp_golden_vectors.rs @@ -145,6 +145,13 @@ fn fp1_unary_group() { dec(&[0xb0, 0x01, 0xfa]), Inst::FpRr(FpRrOp::Nexp01S, f(0), f(1)) ); + // mksadj.s f2, f1 — the exact word the esp-14.2.0 `__ieee754_sqrtf` + // sequence contains (objdump: `fa21c0 mksadj.s f2, f1`), which is how the + // M6 P6 campaign discovered the mnemonic was missing. + assert_eq!( + dec(&[0xc0, 0x21, 0xfa]), + Inst::FpRr(FpRrOp::MksadjS, f(2), f(1)) + ); // mkdadj.s f0, f1 assert_eq!( dec(&[0xd0, 0x01, 0xfa]), @@ -179,12 +186,14 @@ fn fp1_unary_group() { dis(&[0x30, 0x7f, 0xfa], "const.s\tf7, 15"); } -/// The FP1 selector slots `t = 2` and `t = 0xC` have no mnemonic in -/// `xtensa-esp32s3-elf-objdump`, so they must stay unsupported rather than being -/// guessed at. +/// The FP1 selector slot `t = 2` has no mnemonic in +/// `xtensa-esp32s3-elf-objdump`, so it must stay unsupported rather than being +/// guessed at. (`t = 0xC` used to be asserted here too — wrongly: objdump +/// disassembles it as `mksadj.s`, and the toolchain's square-root sequence +/// uses it. M6 P6 promoted it to a supported instruction.) #[test] fn fp1_unassigned_slots_stay_unsupported() { - for t in [0x2u8, 0xc] { + for t in [0x2u8] { let w = 0x00fa_0000u32 | ((t as u32) << 4); // op1=0xA, op2=0xF, s=r=0 let bytes = [w as u8, (w >> 8) as u8, (w >> 16) as u8]; assert!( diff --git a/lp-xt/lp-xt-inst/tests/roundtrip.rs b/lp-xt/lp-xt-inst/tests/roundtrip.rs index 736cffeda..2e778ecd1 100644 --- a/lp-xt/lp-xt-inst/tests/roundtrip.rs +++ b/lp-xt/lp-xt-inst/tests/roundtrip.rs @@ -279,7 +279,8 @@ fn fp_registers() { } } for op in [ - MovS, AbsS, NegS, Div0S, Recip0S, Sqrt0S, Rsqrt0S, Nexp01S, MkdadjS, AddexpS, AddexpmS, + MovS, AbsS, NegS, Div0S, Recip0S, Sqrt0S, Rsqrt0S, Nexp01S, MksadjS, MkdadjS, AddexpS, + AddexpmS, ] { for &x in ®S { for &y in ®S {