Can anyone tell me how to guide nmigen to generate async negedge reset in gennerated verilog? Thanks
Can anyone tell me how to guide nmigen to generate async negedge reset in gennerated verilog? Thanks