GitHub - ECE468/RiscSim: Simple RISC V Simulator for compiler class

Name		Name	Last commit message	Last commit date
Latest commit History 59 Commits
.gitignore		.gitignore
config.py		config.py
driver.py		driver.py
instructions.py		instructions.py
machine.py		machine.py
memory.py		memory.py
memorymanager.py		memorymanager.py
program.py		program.py
registers.py		registers.py
testFile.asm		testFile.asm
testFile1.asm		testFile1.asm
timingmodel.py		timingmodel.py
util.py		util.py