Skip to content
View Yogeeth's full-sized avatar

Block or report Yogeeth

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. neuromorphic-lif-rtl neuromorphic-lif-rtl Public

    A neuromorphic SNN hardware core written in Verilog, featuring a LIF neuron engine, Poisson spike encoding, and a 1D systolic array — with testbenches and optimized for FPGA resource efficiency.

    SystemVerilog 5 1

  2. Zynq-CNN-Accelerator Zynq-CNN-Accelerator Public

    Custom FPGA hardware accelerators for image processing (5x5 Convolution & Sobel Edge Detection) on the Zynq-7000 SoC using Verilog, AXI4-Stream, and PYNQ.

    Verilog 1

  3. 8-Bit-RISC-Processor 8-Bit-RISC-Processor Public

    A custom 8-bit, multi-cycle RISC soft-core processor implemented on an FPGA. It features a Modified Harvard architecture with a 16-bit instruction set, a dedicated hardware multiplier, and synchron…

    SystemVerilog 2 1

  4. ADVANCED-RAG-TECHNIQUES ADVANCED-RAG-TECHNIQUES Public

    Jupyter Notebook