RISC-V Core

This repository contains an implementation for a RISC-V processor to run on a Spartan-7 FPGA. The architecture is a 5-stage pipeline with a shared instruction and data memory. The CPU supports the RV32I base instruction set.