Skip to content
View m7md5303's full-sized avatar

Block or report m7md5303

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
m7md5303/README.md

🦅⚡My name is Mohamed Khaled and this is my personal GitHub account.

==>>My Portfolio

Pinned Loading

  1. pure-hardware-YOLO-inference pure-hardware-YOLO-inference Public

    YOLO inference on FPGA without any intervention from software through utilizing FINN framework, Vivado and Verilog HDL

    Jupyter Notebook 3

  2. MK5303-Processor MK5303-Processor Public

    A 3 address processor of instruction set from my design. The processor is of 4 addressing modes: register, direct, indirect and immediate modes. It was implemented using Verilog, simulated using Qu…

    Verilog

  3. viterbi-verilog viterbi-verilog Public

    Open-source viterbi decoder

    Verilog 1

  4. Ultrasonic-zynq7000-based-system Ultrasonic-zynq7000-based-system Public

    A shared repository between Software, Embedded and FPGA teams to handle sending and receiving ultrasonic waves from the appropriate transducers. The project is based on Xilinix Zynq7000 board.

    SystemVerilog 1

  5. SV2_Analyzer SV2_Analyzer Public

    Open-source LLM-based framework for accelerating Digital Verification flow for Verilog, SystemVerilog and UVM

    Jupyter Notebook

  6. Digital-Signal-Processing-Unit Digital-Signal-Processing-Unit Public

    A DSP based on xilinix FPGA DSP (DSP48E1) with some extra combinational logic. The project was implemented using verilog. The design schematics including the implemented design was done through viv…

    Verilog 1