Skip to content
View samarthamp's full-sized avatar

Highlights

  • Pro

Block or report samarthamp

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. advanced-nlp-course-projects advanced-nlp-course-projects Public

    Implementation of advanced Natural Language Processing architectures and optimization techniques, built from scratch. The projects focus on understanding the internal mechanics of Transformers, LLM…

    Python

  2. IntelliStay-Megathon-25 IntelliStay-Megathon-25 Public

    Enterprise-grade customer retention system combining Machine Learning, Explainable AI, Counterfactual Analysis, and Behavioral Economics for the auto insurance industry.

    Python 1 1

  3. Real-Time-Collaborative-Text-Editor-using-CRDTs Real-Time-Collaborative-Text-Editor-using-CRDTs Public

    A real-time, fully distributed collaborative text editor built with Python and Vue.js. It implements LWW-Element-Set and WOOT Conflict-Free Replicated Data Types (CRDTs) from scratch, enabling conc…

    Jupyter Notebook

  4. ml-course-projects ml-course-projects Public

    Comprehensive collection of machine learning implementations covering fundamental to advanced topics in data analysis, visualization, classical ML, deep learning, and generative models.

    Jupyter Notebook

  5. C-Shell C-Shell Public

    A fully functional Unix-like shell implemented in C, designed to closely mimic the behavior of standard shells such as Bash and Zsh. This project emphasizes modularity, process control, signal hand…

    C

  6. RISC-V-Processor RISC-V-Processor Public

    Forked from vroon33/RISC-V-Processor

    Implementation of a 32-bit RISC-V processor in iVerilog, featuring both a sequential datapath and a 5-stage pipeline. Includes a complete hazard detection unit for stalls, a forwarding unit for dat…

    Verilog