The CYC1000 FPGA Remote System Upgrade project
-
Updated
Aug 8, 2021 - VHDL
The CYC1000 FPGA Remote System Upgrade project
A PicoRV32 based system with many interface extension.
Reference designs for the ARIES MCXL-H and MCXL-S Cyclone 10 LP SoMs.
NIOSV + ws2812b_mm
80C52 + 8kB ROM + 4kB RAM on Altera CYCLONE 10 running with BASIC-52 on 8kB ROM
Add a description, image, and links to the cyclone10lp topic page so that developers can more easily learn about it.
To associate your repository with the cyclone10lp topic, visit your repo's landing page and select "manage topics."