An All-Digital PLL (UMC 180nm) with a 25th-order FIR digital loop filter whose coefficients are trained by an ANN — achieving 2.26 GHz output, 8 ns lock time, and 5.3 mW power.
machine-learning neural-network vlsi verilog-hdl cadence-virtuoso fir-filter adpll digital-loop-filter
-
Updated
Jul 8, 2026 - Jupyter Notebook